Lecture 03

SECTION 2.2 - THE PN JUNCTION

Abrupt Junction



- 1. Doped atoms near the metallurgical junction lose their free carriers by diffusion.
- 2. As these fixed atoms lose their free carriers, they build up an electric field, which opposes the diffusion mechanism.
- 3. Equilibrium conditions are reached when:

Current due to diffusion = Current due to electric field

Mathematical Characterization of the Abrupt PN Junction



Physics of Abrupt *PN* **Junctions**

Apply a forward bias voltage, v_D , to the *pn* junction:

- 1.) The voltage across the junction is $\psi_o v_D$.
- 2.) Charge equality requires that $W_1N_A = W_2N_D$ where $W_1(W_2)$ = depletion region width on the *p*-side(*n*-side)
- 3.) Poisson's equation in one dimension is

$$\frac{d^2v}{dx^2} = -\frac{\rho}{\varepsilon} = \frac{qN_A}{\varepsilon} \quad \text{for} \quad -W_1 < x < 0$$

where

```
\rho = charge density
```

$$q = \text{charge of an electron } (1.6 \times 10^{-19} \text{ coulomb})$$

$$\varepsilon = K_S \varepsilon_O$$

 K_S = dielectric constant of silicon

 ε_o = permittivity of free space (8.86x10⁻¹⁴F/cm)

4.) Integrating Poisson's equation gives, $\frac{dv}{dx} = \frac{qN_A}{\varepsilon}x + C_1$

5.) The electric field,
$$\mathcal{E} = -\frac{dv}{dx} = -\left(\frac{qN_A}{\varepsilon}x + C_1\right)$$





Physics of Abrupt PN Junctions - Continued

6.) Since there is zero electric field outside the depletion region, a boundary condition is

 $\mathcal{E} = 0$ for $x = -W_1$

This gives,

$$\mathcal{E} = -\frac{dv}{dx} = -\frac{qN_A}{\varepsilon} (x + W_1) \text{ for } -W_1 < x < 0$$

Note that the maximum electric field occurs at x = 0which gives

$$\varepsilon_{max} = -\left(\frac{qN_AW_1}{\varepsilon}\right)$$

7.) Integration of the electric field gives,

$$v = \frac{qN_A}{\varepsilon} \left(\frac{x^2}{2} + W_1 x \right) + C_2$$

8.) A second boundary condition is obtained by assuming that the potential of the neutral *p*-type region is zero. This boundary condition is,

$$v = 0 \text{ for } x = -W_1$$

Substituting in the expression above gives,

$$v = \frac{qN_A}{\varepsilon} \left(\frac{x^2}{2} + W_1 x + \frac{W_1^2}{2} \right)$$





 $-W_1$

 E_{max}

Physics of Abrupt PN Junctions - Continued

9.) At x = 0, we define the potential $v = V_1$ which gives

$$V_1 = \frac{qN_A}{\varepsilon} \frac{W_1^2}{2}$$

If the potential difference from x = 0 to $x = W_2$ is V_2 , then

$$V_2 = \frac{qN_D}{\varepsilon} \frac{W_2^2}{2}$$

10.) The total voltage across the *pn* junction is

$$\psi_{o} - v_{D} = V_{1} + V_{2} = \frac{q}{2\varepsilon} (N_{A}W_{1}^{2} + N_{D}W_{2}^{2})$$

11.) Substituting $W_1N_A = W_2N_D$ into the above expression gives

$$\psi_{O} - v_{D} = \frac{qN_{A}W_{1}^{2}}{2\varepsilon} \left[1 + \frac{N_{D}}{N_{A}} \left(\frac{W_{2}}{W_{1}}\right)^{2} \right] = \frac{qN_{A}W_{1}^{2}}{2\varepsilon} \left(1 + \frac{N_{A}}{N_{D}} \right)^{2}$$

12.) The depletion region width on the p-side of the pn junction is given as

$$W_1 = \sqrt{\frac{2\varepsilon(\psi_o - v_D)}{qN_A \left(1 + \frac{N_A}{N_D}\right)}} \quad \text{and} \quad W_2 = \sqrt{\frac{2\varepsilon(\psi_o - v_D)}{qN_D \left(1 + \frac{N_D}{N_A}\right)}}$$



Summary of the Abrupt *PN* **Junction Characterization**

~

Barrier potential-

$$\psi_O = \frac{kT}{q} \ln \left(\frac{NAND}{ni^2} \right) = V_t \ln \left(\frac{NAND}{ni^2} \right)$$

Depletion region widths-

$$W_{1} = \sqrt{\frac{2\varepsilon_{si}(\psi_{o} - \nu_{D})N_{D}}{qN_{A}(N_{A} + N_{D})}}} \\ W_{2} = \sqrt{\frac{2\varepsilon_{si}(\psi_{o} - \nu_{D})N_{A}}{qN_{D}(N_{A} + N_{D})}}}$$

Depletion capacitance-

Example 1

An abrupt silicon *pn* junction has the doping densities of $N_A = 10^{15}$ atoms/cm³ and $N_D = 10^{16}$ atoms/cm³. Calculate the junction built-in potential, the depletion-layer widths, the maximum field and the depletion capacitance with 10V reverse bias if $C_{j0} = 3$ pF. <u>Solution</u>

At room temperature, kT/q = 26 mV and the intrinsic concentration is $n_i = 1.5 \times 10^{10}$ cm⁻³. Therefore, the junction built-in potential is $\psi_o = 0.026 \ln \left(\frac{10^{15} \cdot 10^{16}}{2.25 \times 10^{26}}\right) = 0.637 \text{ V}$

The depletion width on the p-side is,

$$W_1 = \sqrt{\frac{2 \cdot 1.04 \times 10^{-12} \cdot 10.64}{1.6 \times 10^{-19} \cdot 10^{15} \cdot 1.1}} = 3.55 \times 10^{-4} \text{ cm} = \underline{3.55 \mu \text{m}}$$

The depletion width on the n-side is,

$$W_2 = \sqrt{\frac{2 \cdot 1.04 \times 10^{-12} \cdot 10.64}{1.6 \times 10^{-19} \cdot 10^{16} \cdot 11}} = 0.35 \times 10^{-4} \text{ cm} = \underline{0.35 \mu \text{m}}$$

The maximum field occurs for x = 0 and is

$$E_{max} = -\frac{qN_A}{\varepsilon} W_1 = \left(\frac{-1.6 \times 10^{-19} \cdot 10^{15} \cdot 3.5 \times 10^{-4}}{1.04 \times 10^{-12}}\right) = \frac{-5.38 \times 10^4 \text{ V/cm}}{3 \text{ pF}}$$

The depletion capacitance can be found as $C_j = \frac{3pF}{\sqrt{1 + (10/0.637)}} = 0.734pF$

Reverse Breakdown and Leakage Current Characteristics of the PN Junction Breakdown voltage

$$V_R = \frac{\varepsilon_{si}(N_A + N_D)}{2qN_AN_D} \quad \begin{array}{c} 2 \\ E_{\max} \end{array} \propto \frac{1}{N}$$

where E_{max}^{2} is the maximum electric field before breakdown occurs (usually due to avalanche breakdown).

Reverse leakage current

The reverse current, I_R , increases by a multiplication factor M as the reverse voltage increases and is



Example 2

An abrupt *pn* junction has doping densities of $N_A = 3x10^{16}$ atoms/cm³ and $N_D = 4x10^{19}$ atoms/cm³. Calculate the breakdown voltage if $E_{crit} = 3x10^5$ V/cm. <u>Solution</u>

$$V_R = \frac{\varepsilon_{\rm si}({\rm NA+ND})}{2{\rm qNAND}} E_{\rm max}^2 \approx \frac{\varepsilon_{\rm si}}{2{\rm qNA}} E_{\rm max}^2 = \frac{1.04{\rm x}10^{-12}.9{\rm x}10^{10}}{2\cdot1.6{\rm x}10^{-19}.3{\rm x}10^{16}} = 9.7{\rm V}$$

Summary of a Graded *PN* **Junction Characterization** Graded junction:



The previous expressions become: Depletion region widths-

$$W_{1} = \left(\frac{2\varepsilon_{si}(\psi_{o} - \nu_{D})N_{D}}{qN_{A}(N_{A} + N_{D})}\right)^{m} \\ W_{2} = \left(\frac{2\varepsilon_{si}(\psi_{o} - \nu_{D})N_{A}}{qN_{D}(N_{A} + N_{D})}\right)^{m} \int W \propto \left(\frac{1}{N}\right)^{m}$$

Depletion capacitance-

$$C_{j} = A \left(\frac{\varepsilon_{si}qN_{A}N_{D}}{2(N_{A}+N_{D})} \right)^{m} \frac{1}{(\psi_{o}-\nu_{D})^{m}} = \frac{C_{j0}}{\left(1 - \frac{\nu_{D}}{\psi_{o}}\right)^{m}}$$

where $0.33 \le m \le 0.5$.

Forward Bias Current-Voltage Relationship of the PN Junction



Metal-Semiconductor Junctions

Ohmic Junctions: A pn junction formed by a highly doped semiconductor and metal.



SUMMARY

Characterized the reverse bias operation of the abrupt pn junction

- pn junction has a barrier potential ψ_o
- Depletion region widths are proportional to N-0.5
- The pn junction depletion region acts like a voltage dependent capacitance

Applications of the reverse biased pn junction

- Isolate transistors from the material they are built in
- Variable capacitors varactors

SECTION 2.3 - THE MOS TRANSISTOR

Physical Structure of the n-channel and p-channel transistor in an n-well technology



Fig. 2.4-1

How does the transistor work?

Consider the enhancement n-channel MOSFET:

When the gate is positive with respect to the substrate a depletion region is formed beneath the gate resulting in holes being pushed away from the Si-SiO₂ interface.

When the gate voltage is sufficiently large (0.5-0.7V), the region beneath the gate inverts and a n-channel is formed between the source and drain.

The MOSFET Threshold Voltage

When the gate voltage reaches a value called the *threshold voltage* (V_T), the substrate beneath the gate becomes inverted (it changes from p-type to n-type).

$$V_T = \phi_{MS} + \left(-2\phi_F - \frac{Q_b}{C_{ox}}\right) + \left(\frac{Q_{SS}}{C_{ox}}\right)$$

where

 $\phi_{MS} = \phi_F(\text{substrate}) - \phi_F(\text{gate})$

 ϕ_F = Equilibrium electrostatic potential (Femi potential)

$$\phi_{F}(\text{PMOS}) = \frac{kT}{q} \ln(N_{D}/n_{i}) = V_{t} \ln(N_{D}/n_{i})$$

$$\phi_{F}(\text{NMOS}) = \frac{kT}{q} \ln(n_{i}/N_{A}) = V_{t} \ln(n_{i}/N_{A})$$

$$Q_{b} \approx \sqrt{2qN_{A}\varepsilon_{si}(|-2\phi_{F}+v_{SB}|)}$$

 Q_{SS} = undesired positive charge present between the oxide and the bulk silicon Rewriting the threshold voltage expression gives,

$$V_T = \phi_{MS} - 2\phi_F - \frac{Q_{b0}}{C_{ox}} - \frac{Q_{SS}}{C_{ox}} - \frac{Q_{b} - Q_{b0}}{C_{ox}} = V_{T0} + \gamma \left(\sqrt{|-2\phi_F + v_{SB}|} - \sqrt{|-2\phi_F|}\right)$$

where

$$V_{T0} = \phi_{MS} - 2\phi_F - \frac{Q_{b0}}{C_{ox}} - \frac{Q_{SS}}{C_{ox}} \quad \text{and} \quad \gamma = \frac{\sqrt{2q\varepsilon_{si}N_A}}{C_{ox}}$$

Signs for the Quantities in the Threshold Voltage Expression

Parameter	N-Channel	P-Channel
Substrate \$\phiMS\$	p-type	n-type
Metal	—	—
n ⁺ Si Gate	_	_
p ⁺ Si Gate	+	+
ϕF	_	+
Qb0,Qb	_	+
Q_{SS}	+	+
VSB	+	—
γ	+	_

Example 2.3-1 - Calculation of the Threshold Voltage

Find the threshold voltage and body factor γ for an n-channel transistor with an n+ silicon gate if $t_{ox} = 200$ Å, $N_A = 3 \times 10^{16}$ cm⁻³, gate doping, $N_D = 4 \times 10^{19}$ cm⁻³, and if the positively-charged ions at the oxide-silicon interface per area is 10^{10} cm⁻².

<u>Solution</u>

The intrinsic concentration is 1.45×10^{10} atoms/cm³. From above, ϕ_F (substrate) is given as

$$\phi_F$$
(substrate) = -0.0259 ln $\left[\frac{1.45 \times 10^{10}}{3 \times 10^{16}}\right]$ = -0.377 V

The equilibrium electrostatic potential for the n+ polysilicon gate is found from as $\sqrt{4\times1019}$

$$\phi_F(\text{gate}) = 0.0259 \ln \left| \frac{4 \times 10^{10}}{1.45 \times 10^{10}} \right| = 0.563 \text{ V}$$

Therefore, the potential ϕ_{MS} is found to be

$$\phi_F$$
(substrate) - ϕ_F (gate) = -0.940 V.

The oxide capacitance is given as

$$C_{ox} = \varepsilon_{ox}/t_{ox} = \frac{3.9 \times 8.854 \times 10^{-14}}{200 \times 10^{-8}} = 1.727 \times 10^{-7} \text{ F/cm}^2$$

The fixed charge in the depletion region, Q_{b0} , is given as

 $Q_{b0} = -[2 \times 1.6 \times 10^{-19} \times 11.7 \times 8.854 \times 10^{-14} \times 2 \times 0.377 \times 3 \times 10^{16}]^{1/2} = -8.66 \times 10^{-8} \text{ C/cm}^2.$

Example 2.3-1 - Continued

Dividing Q_{b0} by C_{ox} gives -0.501 V. Finally, Q_{ss}/C_{ox} is given as

 $\frac{Q_{SS}}{C_{ox}} = \frac{10^{10} \times 1.60 \times 10^{-19}}{1.727 \times 10^{-7}} = 9.3 \times 10^{-3} \text{ V}$

Substituting these values for V_{T0} gives

 $V_{T0} = -0.940 + 0.754 + 0.501 - 9.3 \times 10^{-3} = 0.306$ V The body factor is found as

$$\gamma = \frac{\left[2 \times 1.6 \times 10^{-19} \times 11.7 \times 8.854 \times 10^{-14} \times 3 \times 10^{16}\right]^{1/2}}{1.727 \times 10^{-7}} = \underline{0.577} \text{ V}^{1/2}$$

Depletion Mode MOSFET

The channel is diffused into the substrate so that a channel exists between the source and drain with no external gate potential.



The threshold voltage for a depletion mode NMOS transistor will be negative (a negative gate potential is necessary to attract enough holes underneath the gate to cause this region to invert to p-type material).

Weak Inversion Operation

Weak inversion operation occurs when the applied gate voltage is below V_T and pertains to when the surface of the substrate beneath the gate is weakly inverted.



Regions of operation according to the surface potential, ϕ_s .

 $\phi_S < \phi_F$: Substrate not inverted

 $\phi_F < \phi_S < 2\phi_F$: Channel is weakly inverted (diffusion current)

Strong inversion (drift current)

Drift current versus diffusion current in a MOSFET:

 $2\phi_F < \phi_S$:



SECTION 2.4 - PASSIVE COMPONENTS CAPACITORS

Types of Capacitors Considered

- pn junction capacitors
- Standard MOS capacitors
- Accumulation mode MOS capacitors
- Poly-poly capacitors
- Metal-metal capacitors

Characterization of Capacitors

Assume *C* is the desired capacitance:

1.) Dissipation (quality factor) of a capacitor is

 $Q = \omega C R_p$

where R_p is the equivalent resistance in parallel with the capacitor, *C*.

- 2.) C_{max}/C_{min} ratio is the ratio of the largest value of capacitance to the smallest when the capacitor is used as a variable capacitor called *varactor*.
- 3.) Variation of capacitance with the control voltage.
- 4.) Parasitic capacitors from both terminal of the desired capacitor to ac ground.

Desirable Characteristics of Varactors

- 1.) A high quality factor
- 2.) A control voltage range compatible with supply voltage
- 3.) Good tunability over the available control voltage range
- 4.) Small silicon area (reduces cost)
- 5.) Reasonably uniform capacitance variation over the available control voltage range
- 6.) A high C_{max}/C_{min} ratio

Some References for Further Information

1.) P. Andreani and S. Mattisson, "On the Use of MOS Varactors in RF VCO's," *IEEE J. of Solid-State Circuits*, vol. 35, no. 6, June 2000, pp. 905-910.

2.) A-S Porret, T. Melly, C. Enz, and E. Vittoz, "Design of High-*Q* Varactors for Low-Power Wireless Applications Using a Standard CMOS Process," *IEEE J. of Solid-State Circuits*, vol. 35, no. 3, March 2000, pp. 337-345.

3.) E. Pedersen, "RF CMOS Varactors for 2GHz Applications," *Analog Integrated Circuits and Signal Processing*, vol. 26, pp. 27-36, Jan. 2001

PN Junction Capacitors

Generally made by diffusion into the well.



Layout:

Minimize the distance between the p+ and n+ diffusions.

Two different versions have been tested.

- 1.) Large islands $9\mu m$ on a side
- 2.) Small islands $1.2\mu m$ on a side



PN-Junction Capacitors – Continued

The anode should be the floating node and the cathode must be connected to ac ground. Experimental data (Q at 2GHz, 0.5µm CMOS):



Summary:

Terminal Under Test	Small Islands (598 1.2µm x1.2µm)		Large Islands (42 9µm x 9µm)			
	C_{max}/C_{min}	Qmin	Qmax	C_{max}/C_{min}	Qmin	Qmax
Anode	1.23	94.5	109	1.32	19	22.6
Cathode	1.21	8.4	9.2	1.29	8.6	9.5

Electrons as majority carriers lead to higher Q because of their higher mobility. The resistance, R_{wj} , is reduced in small islands compared with large islands \Rightarrow higher Q.

Single-Ended and Differential PN Junction Capacitors

Differential configurations can reduce the bulk resistances and increase the effective Q.



An examination of the electric field lines shows that because the symmetry inherent in the differential configuration, the path to the small-signal ground can be shortened if devices with opposite polarity alternate.

Standard MOS Capacitor (D = S = B)

Conditions:

- D = S = B
- Operates from accumulation to inversion
- Nonmonotonic
- Nonlinear



Inversion Mode MOS Capacitors

Conditions:

- $D = S, B = V_{DD}$
- Accumulation region removed by connecting bulk to V_{DD}
- Channel resistance:

$$R_{on} = \frac{L}{12K_P'(V_{BG} - |V_T|)}$$

• LDD transistors will give lower *Q* because of the increased series resistance



Simulation Results for Standard and Inversion Mode 0.25µm CMOS Varactors n-well:



Inversion Mode MOS Capacitors – Continued

Bulk tuning of the polysilicon-oxide-channel capacitor (0.35µm CMOS)



Inversion Mode NMOS Varactor – Continued

More Detail - Includes the LDD transistor



Best results are obtained when the drain-source are on ac ground. Experimental Results (Q at 2GHz, 0.5µm CMOS):



Accumulation Mode MOS Capacitors

Conditions:

- Remove p+ drain and source and put n+ bulk contacts instead
- Generally not supported (yet) in most silicon foundries



Accumulation-Mode Capacitor – More Detail



Best results are obtained when the drain-source are on ac ground. Experimental Results (Q at 2GHz, 0.5µm CMOS):



MOS Capacitors - Continued

Polysilicon-Oxide-Polysilicon (Poly-Poly):



Best possible capacitor for analog circuits

Less parasitics

Voltage independent

Possible approach for increasing the voltage linearity:



Implementation of Capacitors using Available Interconnect Layers



Horizontal Metal Capacitors

Capacitance between conductors on the same level and use lateral flux.



These capacitors are sometimes called fractal capacitors because the fractal patterns are structures that enclose a finite area with an infinite perimeter.

The capacitor/area can be increased by a factor of 10 over vertical flux capacitors.
Capacitor Errors

- 1.) Oxide gradients
- 2.) Edge effects
- 3.) Parasitics
- 4.) Voltage dependence
- 5.) Temperature dependence

Capacitor Errors - Oxide Gradients

Error due to a variation in oxide thickness across the wafer.



Only good for one-dimensional errors.

An alternate approach is to layout numerous repetitions and connect them randomly to achieve a statistical error balanced over the entire area of interest.



0.2% matching of poly resistors was achieved using an array of 50 unit resistors.

CMOS Analog Circuit Design

Capacitor Errors - Edge Effects

There will always be a randomness on the definition of the edge. However, etching can be influenced by the presence of adjacent structures. For example,

Matching of A and B are disturbed by the presence of C.



Improved matching achieve by matching the surroundings of A and B.



Capacitor Errors - Area/Periphery Ratio

The best match between two structures occurs when their area-to-periphery ratios are identical.

Let
$$C'_1 = C_1 \pm \Delta C_1$$
 and $C'_2 = C_2 \pm \Delta C_2$

where

C' = the actual capacitance

C = the desired capacitance (which is proportional to *area*)

 ΔC = edge uncertainty (which is proportional to the *periphery*)

Solve for the ratio of C'_2/C'_1 ,

$$\frac{C'_2}{C'_1} = \frac{C_2 \pm \Delta C_2}{C_1 \pm \Delta C_1} = \frac{C_2}{C_1} \left(\frac{1 \pm \frac{\Delta C_2}{C_2}}{1 \pm \frac{\Delta C_1}{C_1}} \right) \approx \frac{C_2}{C_1} \left(1 \pm \frac{\Delta C_2}{C_2} \right) \left(1 \mp \frac{\Delta C_1}{C_1} \right) \approx \frac{C_2}{C_1} \left(1 \pm \frac{\Delta C_2}{C_2} \mp \frac{\Delta C_1}{C_1} \right)$$

If $\frac{\Delta C_2}{C_2} = \frac{\Delta C_1}{C_1}$, then $\boxed{\frac{C'_2}{C'_1} = \frac{C_2}{C_1}}$

Therefore, the best matching results are obtained when the area/periphery ratio of C_2 is equal to the area/periphery ratio of C_1 .

Capacitor Errors - Relative Accuracy

Capacitor relative accuracy is proportional to the area of the capacitors and inversely proportional to the difference in values between the two capacitors.

For example,



Capacitor Errors - Parasitics

Parasitics are normally from the top and bottom plate to ac ground which is typically the substrate.



Top plate parasitic is 0.01 to 0.001 of $C_{desired}$ Bottom plate parasitic is 0.05 to 0.2 $C_{desired}$

Other Considerations on Capacitor Accuracy

Decreasing Sensitivity to Edge Variation:



A structure that minimizes the ratio of perimeter to area (circle is best).



Page 2.4-26

Definition of Temperature and Voltage Coefficients

In general a variable y which is a function of x, y = f(x), can be expressed as a Taylor series,

$$y(x = x_0) \approx y(x_0) + a_1(x - x_0) + a_2(x - x_0)^2 + a_1(x - x_0)^3 + \cdots$$

where the coefficients, a_i , are defined as,

$$a_1 = \frac{df(x)}{dx} \Big|_{x=x_0}, a_2 = \frac{1}{2} \frac{d^2 f(x)}{dx^2} \Big|_{x=x_0}, \dots$$

The coefficients, a_i , are called the first-order, second-order, temperature or voltage coefficients depending on whether x is temperature or voltage. Generally, only the first-order coefficients are of interest.

In the characterization of temperature dependence, it is common practice to use a term called *fractional temperature coefficient*, TC_F , which is defined as,

$$TC_F(T=T_0) = \frac{1}{f(T=T_0)} \frac{df(T)}{dT} |_{T=T_0} \text{ parts per million/°C (ppm/°C)}$$

or more simply,

$$TC_F = \frac{1}{f(T)} \frac{df(T)}{dT}$$
 parts per million/°C (ppm/°C)

A similar definition holds for fractional voltage coefficient.

Capacitor Errors - Temperature and Voltage Dependence

Polysilicon-Oxide-Semiconductor Capacitors

Absolute accuracy $\approx \pm 10\%$

Relative accuracy $\approx \pm 0.2\%$

Temperature coefficient $\approx +25 \text{ ppm/C}^{\circ}$

Voltage coefficient ≈ -50ppm/V

Polysilicon-Oxide-Polysilicon Capacitors

Absolute accuracy $\approx \pm 10\%$

Relative accuracy $\approx \pm 0.2\%$

Temperature coefficient $\approx +25 \text{ ppm/C}^{\circ}$

Voltage coefficient ≈ -20ppm/V

Accuracies depend upon the size of the capacitors.

RESISTORS

MOS Resistors - Source/Drain Resistor



Diffusion:

10-100 ohms/square Absolute accuracy = $\pm 35\%$ Relative accuracy=2% (5µm), 0.2% (50µm) Temperature coefficient = ± 1500 ppm/°C Voltage coefficient ≈ 200 ppm/V

Comments:

- Parasitic capacitance to substrate is voltage dependent.
- Piezoresistance effects occur due to chip strain from mounting.

Ion Implanted: 500-2000 ohms/square Absolute accuracy = $\pm 15\%$ Relative accuracy=2% (5µm), 0.15% (50µn Temperature coefficient = +400 ppm/°C Voltage coefficient ≈ 800 ppm/V

Polysilicon Resistor



Fig. 2.5-17

30-100 ohms/square (unshielded) 100-500 ohms/square (shielded) Absolute accuracy = $\pm 30\%$ Relative accuracy = 2% (5 µm) Temperature coefficient = 500-1000 ppm/°C Voltage coefficient ≈ 100 ppm/V Comments:

- Used for fuzzes and laser trimming
- Good general resistor with low parasitics

CMOS Analog Circuit Design

N-well Resistor



- 1000-5000 ohms/square
- Absolute accuracy = $\pm 40\%$

Relative accuracy $\approx 5\%$

- Temperature coefficient = $4000 \text{ ppm/}^{\circ}\text{C}$
- Voltage coefficient is large ≈ 8000 ppm/V

Comments:

- Good when large values of resistance are needed.
- Parasitics are large and resistance is voltage dependent

MOS Passive RC Component Performance Summary

Component Type	Range of Values	Absolute Accuracy	Relative Accuracy	Temperature Coefficient	Voltage Coefficient
Poly-oxide-semi- conductor Capacitor	0.35-0.5 fF/µm ²	10%	0.1%	20ppm/°C	±20ppm/V
Poly-Poly Capacitor	0.3-0.4 fF/µm ²	20%	0.1%	25ppm/°C	±50ppm/V
Diffused Resistor	10-100 Ω/sq.	35%	2%	1500ppm/°C	200ppm/V
Ion Implanted Resistor	0.5-2 kΩ/sq.	15%	2%	400ppm/°C	800ppm/V
Poly Resistor	30-200 Ω/sq.	30%	2%	1500ppm/°C	100ppm/V
n-well Resistor	1-10 kΩ/sq.	40%	5%	8000ppm/°C	10kppm/V

Future Technology Impact on Passive RC Components

What will be the impact of scaling down in CMOS technology?

- Resistors probably little impact
- Capacitors a different story

The capacitance can be divided into gate capacitance and overlap capacitance.

Gate capacitance varies with external voltage changes

Overlap capacitances are constant with respect to external voltage changes

 \therefore As the channel length decreases, the gate capacitance becomes less of the total capacitance and consequently the C_{max}/C_{min} will decrease. However, the Q of the capacitor will increase because the physical dimensions are getting smaller.

Best capacitor for future scaled CMOS?

The standard mode CMOS depeletion capacitor because C_{max}/C_{min} is larger than that for the accumulation mode and Q should be sufficient.

INDUCTORS

Inductors

What is the range of values for on-chip inductors?



Consider an inductor used to resonate with 5pF at 1000MHz.

$$L = \frac{1}{4\pi^2 f_o^2 C} = \frac{1}{(2\pi \cdot 10^9)^2 \cdot 5x \cdot 10^{-12}} = 5 \text{nH}$$

Note: Off-chip connections will result in inductance as well.

Candidates for inductors in CMOS technology are:

- 1.) Bond wires
- 2.) Spiral inductors
- 3.) Multi-level spiral
- 4.) Solenoid

Bond wire Inductors:



- Function of the pad distance d and the bond angle β
- Typical value is 1nH/mm which gives 2nH to 5nH in typical packages
- Series loss is 0.2 Ω /mm for 1 mil diameter aluminum wire
- $Q \approx 60$ at 2 GHz

Planar Spiral Inductors

Spiral Inductors on a Lossy Substrate:



• Design Parameters:

Inductance, $L = \Sigma(L_{self} + L_{mutual})$ Quality factor, $Q = \frac{\omega L}{R}$

Self-resonant frequency: $f_{self} = \frac{1}{\sqrt{LC}}$

- Trade-off exists between the Q and self-resonant frequency
- Typical values are L = 1-8nH and Q = 3-6 at 2GHz

Planar Spiral Inductors - Continued Inductor Design



Typically: $3 < N_{turns} < 5$ and $S = S_{min}$ for the given current

Select the OD, N_{turns} , and W so that ID allows sufficient magnetic flux to flow through the center.

Loss Mechanisms:

- Skin effect
- Capacitive substrate losses
- Eddy currents in the silicon

CMOS Analog Circuit Design

Planar Spiral Inductors - Continued

Influence of a Lossy Substrate



where:

L is the desired inductance

R is the series resistance

 C_1 and C_2 are the capacitance from the inductor to the ground plane

 R_1 and R_2 are the eddy current losses in the silicon

Guidelines for using spiral inductors on chip:

- Lossy substrate degrades Q at frequencies close to f_{self}
- To achieve an inductor, one must select frequencies less than f_{self}
- The Q of the capacitors associated with the inductor should be very high

Planar Spiral Inductors - Continued

Comments concerning implementation:

1.) Put a metal ground shield between the inductor and the silicon to reduce the capacitance.

- Should be patterned so flux goes through but electric field is grounded
- Metal strips should be orthogonal to the spiral to avoid induced loop current
- The resistance of the shield should be low to terminate the electric field

2.) Avoid contact resistance wherever possible to keep the series resistance low.

3.) Use the metal with the lowest resistance and furtherest away from the substrate.

4.) Parallel metal strips if other metal levels are available to reduce the resistance.

Example:



Multi-Level Spiral Inductors

Use of more than one level of metal to make the inductor.

- Can get more inductance per area
- Can increase the interwire capacitance so the different levels are often offset to get minimum overlap.
- Multi-level spiral inductors suffer from contact resistance (must have many parallel contacts to reduce the contact resistance).
- Metal especially designed for inductors is top level approximately $4\mu m$ thick.



¹ The skin effect and substrate loss appear to be the limiting factor at higher frequencies of self-resonance. *CMOS Analog Circuit Design*

Inductors - Continued

Self-resonance as a function of inductance. Outer dimension of inductors.



Solenoid Inductors

Example:



Comments:

- Magnetic flux is small due to planar structure
- Capacitive coupling to substrate is still present
- Potentially best with a ferromagnetic core

Transformers

Transformer structures are easily obtained using stacked inductors as shown below for a 1:2 transformer.



Method of reducing the inter-winding capacitances.



Measured 1:2 transformer voltage gains:



Transformers – Continued

A 1:4 transformer: Structure-



Measured voltage gain-

Chapter 2 – Section 5 (2/22/03)

SECTION 2.5 - OTHER CONSIDERATIONS OF CMOS TECHNOLOGY

Lateral Bipolar Junction Transistor

P-Well Process, NPN Lateral:



Lateral Bipolar Junction Transistor - Continued

Field-aided Lateral-

 $\beta_F \approx 50$ to 100 depending on the process



- Good geometry matching
- Low 1/f noise (if channel doesn't form)
- Acts like a photodetector with good efficiency

Page 2.5-3

Geometry of the Lateral PNP BJT

Minimum Size layout of a single emitter dot lateral PNP BJT:

40 emitter dot LPNP transistor (total device area is 0.006mm² in a 1.2µm CMOS process):



Performance of the Lateral PNP BJT

Schematic:



 β_L vs I_{CL} for the 40 emitter dot LPNP BJT:

Lateral efficiency versus I_E for the 40 emitter dot LPNP BJT:





1 mA

Performance of the Lateral PNP BJT - Continued

Typical Performance for the 40 emitter dot LPNP BJT:

Transistor area	0.006 mm2		
Lateral ß	90		
Lateral efficiency	0.70		
Base resistance	150 Ω		
E _n @ 5 Hz	$2.46 \text{ nV} / \sqrt{\text{Hz}}$		
E _n (midband)	$1.92 \text{ nV} / \sqrt{\text{Hz}}$		
$f_{c}(E_{n})$	3.2 Hz		
I _n @ 5 Hz	3.53 pA / \ Hz		
I _n (midband)	0.61 pA / \/ Hz		
$f_{c}(I_{n})$	162 Hz		
f _T	85 MHz		
Early voltage	16 V		

High Voltage MOS Transistor

The well can be substituted for the drain giving a lower conductivity drain and therefore higher breakdown voltage.

NMOS in n-well example:



Drain-substrate/channel can be as large as 20V or more.

Need to make the channel longer to avoid breakdowns via the channel.

Latch-up in CMOS Technology

Latch-up Mechanisms:

- 1. SCR regenerative switching action.
- 2. Secondary breakdown.
- 3. Sustaining voltage breakdown.

Parasitic lateral PNP and vertical NPN BJTs in a p-well CMOS technology:



Equivalent circuit of the SCR formed from the parasitic BJTs:



Preventing Latch-Up in a P-Well Technology

- 1.) Keep the source/drain of the MOS device not in the well as far away from the well as possible. This will lower the value of the BJT betas.
- 2.) Reduce the values of R_{N^-} and R_{P^-} . This requires more current before latch-up can occur.
- 3.) Make a p- diffusion around the p-well. This shorts the collector of Q1 to ground.



For more information see R. Troutman, "CMOS Latchup", Kluwer Academic Publishers.

Electrostatic Discharge Protection (ESD)

Objective: To prevent large external voltages from destroying the gate oxide.





SECTION 2.6 – INTEGRATED CIRCUIT LAYOUT

Matching Concepts

1.) Unit matching principle – Always implement two unequal components by an integer number of unit components.



2.) Common-centroid layout (illustrated above).

3.) Elimination of mismatch due to surrounding material



- 4.) Minimize the ratio of the perimeter to the area (a circle is optimum).
- 5.) For parallel plates make one larger than the other to eliminate alignment problems.
Matching Concepts - Continued

6.) Maintain a constant area-to-perimeter ratio between matching elements.

Yiannoulos path – A serpentine structure that maintains a constant area-to-perimeter ratio and allows efficient use of area.



Both structures have a periphery/area ratio of 2.

MOS Transistor Layout

Example of the layout of a single MOS transistor:



Comments:

- Make sure to contact the source and drain with multiple contacts to evenly distribute the current flow under the gate.
- Minimize the area of the source and drain to reduce bulk-source/drain capacitance.

MOS Transistor Layout - Continued

For best matching, the transistor "stripes" should be oriented in the same direction (not orthogonal).

Photolithographic invariance (PLI) are transistors that exhibit identical orientation. Examples of the layout of matched MOS transistors:

1.) Examples of mirror symmetry and photolithographic invariance.



Mirror Symmetry

Photolithographic Invariance Fig. 2.6-05



MOS Transistor Layout - Continued

2.) Two transistors sharing a common source and laid out to achieve both photolithographic invariance and common centroid.



Fig. 2.6-06

MOS Transistor Layout - Continued

3.) Compact layout of the previous example.



Resistor Layout



Resistance of a conductive sheet is expressed in terms of

$$R = \frac{\rho L}{A} = \frac{\rho L}{WT} \ (\Omega)$$

where

 ρ = resistivity in Ω -m

Ohms/square:

$$R = \left(\frac{\rho}{T}\right) \frac{L}{W} = \rho_S \frac{L}{W} \quad (\Omega)$$

where

 ρ_S is a sheet resistivity and has the units of ohms/square

Example of Resistor Layouts



Example 2.6-1 Resistance Calculation

Given a polysilicon resistor like that drawn above with $W=0.8\mu$ m and $L=20\mu$ m, calculate $\rho_{\rm S}$ (in Ω/\Box), the number of squares of resistance, and the resistance value. Assume that ρ for polysilicon is 9 × 10⁻⁴ Ω -cm and polysilicon is 3000 Å thick. Ignore any contact resistance.

<u>Solution</u>

First calculate $\rho_{\rm S}$.

$$\rho_{\rm S} = \frac{\rho}{\rm T} = \frac{9 \times 10{\text{-}4} \ \Omega{\text{-}cm}}{3000 \times 10{\text{-}8} \ \rm cm} = 30 \ \Omega/\Box$$

The number of squares of resistance, N, is

$$N = \frac{L}{W} = \frac{20\mu m}{0.8\mu m} = 25$$

giving the total resistance as

 $R = \rho_{\rm S} \times {\rm N} = 30 \times 25 = 750 \ \Omega$

Capacitor Layout



Design Rules

Design rules are geometrical constraints that guarantee the proper operation of a circuit implemented by a given CMOS process.

These rules are necessary to avoid problems such as device misalignment, metal fracturing, lack of continuity, etc.

Design rules are expressed in terms of minimum dimensions such as minimum values of:

- Widths
- Separations
- Extensions
- Overlaps
- Design rules typically use a minimum feature dimension called "lambda". Lambda is usually equal to the minimum channel length.
- Minimum resolution of the design rules is typically half lambda.
- In most processes, lambda can be scaled or reduced as the process matures.

SECTION 2.8 - BICMOS TECHNOLOGY (OPTIONAL)

Typical 0.5µm BiCMOS Technology

Masking Sequence:

- 1. Buried n+ layer
- 2. Buried p+ layer
- 3. Collector tub
- 4. Active area
- 5. Collector sinker
- 6. n-well
- 7. p-well
- 8. Emitter window
- 9. Base oxide/implant
- 10. Emitter implant
- 11. Poly 1
- 12. NMOS lightly doped drain

Notation:

BSPG = Boron and Phosphorus doped Silicate Glass (oxide)

Kooi Nitride = A thin layer of silicon nitride on the silicon surface as a result of the reaction of silicon with the HN3 generated, during the field oxidation.

TEOS = Tetro-Ethyl-Ortho-Silicate. A chemical compound used to deposit conformal oxide films.

- 13. PMOS lightly doped drain
- 14. n+ source/drain
- 15. p+ source/drain
- 16. Silicide protection
- 17. Contacts
- 18. Metal 1
- 19. Via 1
- 20. Metal 2
- 21. Via 2
- 22. Metal 3
- 23. Nitride passivation

n+ and p+ Buried Layers

Starting Substrate:



Epitaxial Growth



Comment:

- As the epi layer grows vertically, it assumes the doping level of the substrate beneath it.
- In addition, the high temperature of the epitaxial process causes the buried layers to diffuse upward and downward.

Collector Tub



Comment:

• The collector area is developed by an initial implant followed by a drive-in diffusion to form the collector tub.

Active Area Definition



Comment:

- The silicon nitride is use to impede the growth of the thick oxide which allows contact to the substrate
- α -silicon is used for stress relief and to minimize the bird's beak encroachment

Field Oxide



Comments:

• The field oxide is used to isolate surface structures (i.e. metal) from the substrate

Collector Sink and n-Well and p-Well Definitions



Base Definition



Definition of the Emitter Window and Sub-Collector Implant



Emitter Implant



Comments:

• The polysilicon above the base is implanted with n-type carriers

Emitter Diffusion



Comments:

• The polysilicon not over the emitter window is removed and the n-type carriers diffuse into the base forming the emitter

Formation of the MOS Gates and LD Drains/Sources



Comments:

- The surface of the region where the MOSFETs are to be built is cleared and a thin gate oxide is deposited with a polysilicon layer on top of the thin oxide
- The polysilicon is removed over the source and drain areas
- A light source/drain diffusion is done for the NMOS and PMOS (separately)

Heavily Doped Source/Drain



Comments:

• The sidewall spacers prevent the heavy source/drain doping from being near the channel of the MOSFET

Siliciding



Comments:

• Siliciding is used to reduce the resistance of the polysilicon and to provide ohmic contacts to the base, emitter, collector, sources and drains

Contacts



Comments:

- A dielectric is deposited over the entire wafer
- One of the purposes of the dielectric is to smooth out the surface
- Tungsten plugs are used to make electrical contact between the transistors and metal1

Metal1



Metal1-Metal2 Vias



Metal2



Metal2-Metal3 Vias



Comments:

• The metal2-metal3 vias will be filled with metal3 as opposed to tungsten plugs

CMOS Analog Circuit Design

Completed Wafer



CMOS Analog Circuit Design

SECTION 2.9 - SUMMARY

6.) Epitaxy

- Basic process steps include:
 - 1.) Oxide growth2.) Thermal diffusion3.) Ion implantation
 - 4.) Deposition 5.) Etching
- PN junctions are used to electrically isolate regions in CMOS
- A simple CMOS technology requires about 8 masks
- Bipolar technology provides a good vertical NPN and lateral and substrate PNPs
- BiCMOS combines the best of both BJT and CMOS technologies
- Passive component compatible with CMOS technology include:

Capacitors - MOS, poly-poly, metal-metal, etc. Resistors - Diffused, implanted, well, etc. Inductors - Planar good only at very high frequencies

- CMOS technology has a reasonably good lateral BJT
- Other considerations in CMOS technology include:

Latch-up ESD protection Temperature influence Noise influence

• Design rules are used to preserve the integrity of the technology