

Second

Gain

Stage

Current

Sink Load

Inverter

Biasing

Circuits

Current Current

Source Mirrors

Current

Sink

Input

Differential

Amplifier

Source

Coupled Pair Mirror Load

Current

Current

Sink Load Fig. 5.0-2

Output

Stage

Source

Follower

What is an active load amplifier?



Page 5.1-1

Page 5.0-3

SECTION 5.1 - CMOS INVERTING AMPLIFIERS

Characterization of Amplifiers

Amplifiers will be characterized by the following properties:

- Large-signal voltage transfer characteristics
- Large-signal voltage swing limitations
- Small-signal, frequency independent performance
 - Gain
 - Input resistance
 - Output resistance
- Small-signal, frequency response
- Other properties
 - Noise
 - Power dissipation
 - Etc.

CMOS Analog Circuit Design

Inverters

The inverting amplifier is an amplifier which amplifies and inverts the input signal. The inverting amplifier generally has the source on ac ground or the common-source configuration.

Various types of inverting CMOS amplifiers:



© P.E. Allen - 2002

Large-Signal Voltage Swing Limits of the Active Load Inverter

Maximum output voltage, vour(max):

 $v_{OUT}(\max) \cong V_{DD} - |V_{TP}|$

(ignores subthreshold current influence on the MOSFET)

Minimum output voltage, vour(min):

Assume that M1 is nonsaturated and that $V_{T1} = |V_{T2}| = V_T$.

 $v_{DS1} \ge v_{GS1} - V_{TN} \rightarrow v_{OUT} \ge v_{IN} - 0.7 V$

The current through M1 is

$$i_D = \beta_1 \left((v_{GS1} - V_T) v_{DS1} - \frac{v_{DS1}}{2} \right) = \beta_1 \left((V_{DD} - V_T) (v_{OUT}) - \frac{(v_{OUT})^2}{2} \right)$$

and the current through M2 is

$$i_D = \frac{\beta_2}{2} (v_{SG2} - V_T)^2 = \frac{\beta_2}{2} (V_{DD} - v_{OUT} - V_T)^2 = \frac{\beta_2}{2} (v_{OUT} + V_T - V_{DD})^2$$

Equating these currents gives the minimum v_{OUT} as,

$$v_{OUT}(\min) = V_{DD} - V_T - \frac{V_{DD} - V_T}{\sqrt{1 + (\beta_2/\beta_1)}}$$

CMOS Analog Circuit Design

Chapter 5 – Section 1 (4/22/02)

Small-Signal Midband Performance of the Active Load Inverter

The development of the small-signal model for the active load inverter is shown below:



Sum the currents at the output node to get,

 $g_{m1}v_{in} + g_{ds1}v_{out} + g_{m2}v_{out} + g_{ds2}v_{out} = 0$ Solving for the voltage gain, v_{out}/v_{in} , gives

$$\frac{v_{\text{out}}}{v_{\text{in}}} = \frac{-g_{m1}}{g_{ds1} + g_{ds2} + g_{m2}} \cong -\frac{g_{m1}}{g_{m2}} = -\left(\frac{K'_N W_1 L_2}{K'_P L_1 W_2}\right)^{1/2}$$

The small-signal output resistance can also be found from the above by letting $v_{in} = 0$ to get,

$$R_{\text{out}} = \frac{1}{g_{ds1} + g_{ds2} + g_{m2}} \cong \frac{1}{g_{m2}}$$

CMOS Analog Circuit Design

© P.E. Allen - 2002

© P.E. Allen - 2002

Page 5.1-5



Incorporation of the parasitic capacitors into the small-signal model:

If we assume the input voltage has a small source resistance, then we can write the following:

$$sC_M(V_{out}-V_{in}) + g_m V_{in} + G_{out}V_{out} + sC_{out}V_{out} = 0$$

$$\therefore \quad V_{out}(G_{out} + sC_M + sC_{out}) = -(g_m - sC_M)V_{in}$$

$$\frac{V_{out}}{V_{in}} = \frac{-(g_m - sC_M)}{G_{out} + sC_M + sC_{out}} = -g_m R_{out} \left[\frac{1 - \frac{sC_M}{g_m}}{1 + sR_{out}(C_M + C_{out})} \right] = \frac{-g_m R_{out} \left[1 - \frac{s}{z_1} \right]}{1 + \frac{s}{p_1}}$$

F

 C_{gs2}

Vin

 V_{DD}

 $M^{2}C_{bd2}$

 C_L

 C_{bd1}

 C_M

 $g_m V_{in}$

Rout

~)

Vin

٦

where

$$g_m = g_{m1}$$
, $p_1 = \frac{-1}{R_{out}(C_{out} + C_M)}$, and $z_1 = \frac{g_{m1}}{C_M}$

and

$$R_{out} = [g_{ds1} + g_{ds2} + g_{m2}]^{-1} \cong \frac{1}{g_{m2}}, \quad C_M = C_{gd1}, \text{ and } C_{out} = C_{bd1} + C_{bd2} + C_{gs2} + C_L$$

CMOS Analog Circuit Design

Page 5.1-7

© P.E. Allen - 2002

Chapter 5 - Section 1 (4/22/02)

Frequency Response of the MOS Diode Load Inverter - Continued

If $|p_1| < z_1$, then the -3dB frequency is approximately equal to $[R_{out}(C_{out}+C_M)]^{-1}$.



Observation:

The poles in a MOSFET circuit can be found by summing the capacitance connected to a node and multiplying this capacitance times the equivalent resistance from this node to ground and inverting the product.

Vout

Fig. 320-04

Example 5.1-1 - Performance of an Active Resistor-Load Inverter

Calculate the output-voltage swing limits for $V_{DD} = 5$ volts, the small-signal gain, the output resistance, and the -3 dB frequency of active load inverter if (W_1/L_1) is 2 µm/1 µm and $W_2/L_2 = 1$ µm/1 µm, $C_{gd1} = 100$ fF, $C_{bd1} = 200$ fF, $C_{bd2} = 100$ fF, $C_{gs2} = 200$ fF, $C_L = 1$ pF, and $I_{D1} = I_{D2} = 100$ µA, using the parameters in Table 3.1-2. <u>Solution</u>

From the above results we find that:

 $v_{OUT}(\max) = 4.3 \text{ volts}$ $v_{OUT}(\min) = 0.418 \text{ volts}$ Small-signal voltage gain = -1.92V/V $R_{out} = 9.17 \text{ k}\Omega \text{ including } g_{ds1} \text{ and } g_{ds2} \text{ and } 10 \text{ k}\Omega \text{ ignoring } g_{ds1} \text{ and } g_{ds2}$ $z_1 = 2.10 \times 10^9 \text{ rads/sec}$ $p_1 = -64.1 \times 10^6 \text{ rads/sec}$. Thus, the -3 dB frequency is 10.2 MHz.

CMOS Analog Circuit Design

© P.E. Allen - 2002

Page 5.1-9

Chapter 5 - Section 1 (4/22/02)





Large-Signal Voltage Swing Limits of the Current Source Load Inverter

Maximum output voltage, v_{OUT}(max):

 $v_{OUT}(\max) \cong V_{DD}$

Minimum output voltage, vout(min):

Assume that M1 is nonsaturated. The minimum output voltage is,

$$v_{OUT}(\min) = \left[v_{OUT}(\min) = (V_{DD} - V_{T1}) \left[1 - \sqrt{1 - \left(\frac{\beta_2}{\beta_1}\right) \left(\frac{V_{DD} - V_{GG} - |V_{T2}|}{V_{DD} - V_{T1}}\right)^2} \right]$$

This result assumes that v_{IN} is taken to V_{DD} .

© P.E. Allen - 2002

Page 5.1-11

CMOS Analog Circuit Design



Small-Signal Midband Performance of the Current Source Load Inverter Small-Signal Model:



Frequency Response of the Current Source Load Inverter



Example 5.1-2 - Performance of a Current-Sink Inverter

A current-sink inverter is shown in Fig. 5.1-7. Assume that $W_1 = 2 \operatorname{an}, L_1 = 1 \operatorname{an}, W_2 = 1 \operatorname{an}, L_2 = 1 \operatorname{an}, V_{DD} = 5$ volts, $V_{GG1} = 3$ volts, and the parameters of Table 3.1-2 describe M1 and M2. Use the capacitor values of Example 5.1-1 ($C_{gd1} = C_{gd2}$). Calculate the output-swing limits and the small-signal performance.



Solution

CMOS Analog Circuit Design

Figure 5.1-7 Current sink CMOS inverter.

To attain the output signal-swing limitations, we treat Fig. 5.1-7 as a current source CMOS inverter with PMOS parameters for the NMOS and NMOS parameters for the PMOS and use NMOS equations. Using a prime notation to designate the results of the current source CMOS inverter that exchanges the PMOS and NMOS model parameters,

$$v_{OUT}(\max)' = 5V \text{ and } v_{OUT}(\min)' = (5-0.7) \left[1 - \sqrt{1 - \left(\frac{110 \cdot 1}{50 \cdot 2}\right) \left(\frac{3-0.7}{5-0-0.7}\right)^2} \right] = 0.74V$$

In terms of the current sink CMOS inverter, these limits are subtracted from 5V to get

and v_{OUT} (min) = 0V. $v_{OUT}(\max) = 4.26V$

To find the small signal performance, first calculate the dc current. The dc current, I_D , is

$$I_D = \frac{K_N' W_1}{2L_1} (V_{GG1} - V_{TN})^2 = \frac{110 \cdot 1}{2 \cdot 1} (3 - 0.7)^2 = 291 \mu A$$

ut/vin = -9.2V/V, $R_{out} = 38.1 \text{ k}\Omega$, and $f_{-3dB} = 2.78 \text{ MHz}$.

$$v_{out}/v_{in} = -9.2 \text{V/V}, \quad R_{out} = 38.1 \text{ k}\Omega,$$

© P.E. Allen - 2002



$$\frac{v_{\text{out}}}{v_{\text{in}}} = \frac{-(g_{m1} + g_{m2})}{g_{ds1} + g_{ds2}} = -\sqrt{(2/I_D)} \left[\frac{\sqrt{K'_N(W_1/L_1)} + \sqrt{K'_P(W_2/L_2)}}{\lambda_1 + \lambda_2} \right]$$

$$R_{out} = \frac{1}{g_{ds1} + g_{ds2}}$$

$$z = \frac{g_{m1} + g_{m2}}{C_M} = \frac{g_{m1} + g_{m2}}{C_{gd1} + C_{gd2}}$$
and
$$p_1 = \frac{-(g_{ds1} + g_{ds2})}{C_{gd1} + C_{gd2} + C_{bd1} + C_{bd2} + C_L}$$
If $z_1 > |p_1|$, then
$$\omega_{3dB} = \frac{g_{ds1} + g_{ds2}}{C_{gd1} + C_{gd2} + C_{bd1} + C_{bd2} + C_L}$$
CMOS Analog Circuit Design

© P.E. Allen - 2002

Example 5.1-3 - Performance of a Push-Pull Inverter

The performance of a push-pull CMOS inverter is to be examined. Assume that $W_1 = 1 \propto m$, $L_1 = 1 \propto m$, $W_2 = 2 \propto m$, $L_2 = 1 \propto m$, $V_{DD} = 5$ volts, and use the parameters of Table 3.1-2 to model M1 and M2. Use the capacitor values of Example 5.1-1 ($C_{gd1} = C_{gd2}$). Calculate the output-swing limits and the small-signal performance assuming that $I_{D1} = I_{D2} = 300\mu$ A.

Solution

The output swing is seen to be from 0V to 5V. In order to find the small signal performance, we will make the important assumption that both transistors are operating in the saturation region. Therefore:

$$\frac{v_{out}}{v_{in}} = \frac{-257\mu\text{S} - 245\mu\text{S}}{12\mu\text{S} + 15\mu\text{S}} = -18.6\text{V/V}$$

$$R_{out} = 37 \text{ k}\Omega$$

$$f_{-3dB} = 2.86 \text{ MHz}$$

and

$$z_1 = 399 \text{ MHz}$$

CMOS Analog Circuit Design

© P.E. Allen - 2002

Page 5.1-17

Chapter 5 – Section 1 (4/22/02)

Noise Analysis of Inverting Amplifiers

Noise model:



Approach:

1.) Assume a mean-square input-voltage-noise spectral density e_n^2 in series with the gate of each MOSFET.

(This step assumes that the MOSFET is the common source configuration.)

2.) Calculate the output-voltage-noise spectral density, e_{out}^2 (Assume all sources are additive).

3.) Refer the output-voltage-noise spectral density back to the input to get equivalent input noise e_{eq}^2 .

4.) Substitute the type of noise source, 1/f or thermal.



Noise Analysis of the Active Load Inverter



$$e_{eq(\text{th})} = \left\{ \left(\frac{8kT(1+\eta_1)}{3[2K'_1(W/L)_1I_1]^{1/2}} \right) \left[1 + \left(\frac{W_2L_1K'_2}{L_2W_1K'_1} \right) \frac{1}{2} \right] \right\}^{1/2}$$

To minimize thermal noise, maximize the gain of the inverter.

CMOS Analog Circuit Design

© P.E. Allen - 2002

Page 5.1-19

Chapter 5 - Section 1 (4/22/02)

Noise Analysis of the Active Load Inverter - Continued

When calculating the contribution of e_{n2}^2 to e_{out}^2 , it was assumed that the gain was unity. To verify this assumption consider the following model:



We can show that,

$$\frac{e_{out}^2}{e_{n2}^2} = \left[\frac{g_{m2}(r_{ds1}||r_{ds2})}{1 + g_{m2}(r_{ds1}||r_{ds2})}\right]^2 \approx 1$$



The output-voltage-noise spectral density of this inverter can be written as,

$$e_{out}^2 = (g_{m1}r_{out})^2 e_{n1}^2 + (g_{m2}r_{out})^2 e_{n2}^2$$

or

$$e_{eq}^{2} = e_{n1}^{2} + \frac{(g_{m2}r_{out})^{2}}{(g_{m1}r_{out})^{2}}e_{n2}^{2} = e_{n1}^{2}\left[1 + \left(\frac{g_{m2}}{g_{m1}}\right)^{2}\frac{\overline{e_{n2}}^{2}}{e_{n1}^{2}}\right]$$

This result is identical with the active load inverter.

Thus the noise performance of the two circuits are equivalent although the small-signal voltage gain is significantly different.

CMOS Analog Circuit Design

© P.E. Allen - 2002 Page 5.1-21

Chapter 5 – Section 1 (4/22/02)

Noise Analysis of the Push-Pull Amplifier

Model:



The equivalent input-voltage-noise spectral density of the push-pull inverter can be found as

$$e_{eq} = \sqrt{\left(\frac{g_{m1}e_{n1}}{g_{m1} + g_{m2}}\right)^2 + \left(\frac{g_{m2}e_{n2}}{g_{m1} + g_{m2}}\right)^2}$$

If the two transconductances are balanced $(g_{m1} = g_{m2})$, then the noise contribution of each device is divided by two.

The total noise contribution can only be reduced by reducing the noise contribution of each device.

(Basically, both M1 and M2 act like the "load" transistor and "input" transistor, so there is no defined input transistor that can cause the noise of the load transistor to be insignificant.)

Summary of CMOS Inverting Amplifiers								
Inverter	AC Voltage Gain	AC Output Resistance	Bandwidth (CGB=0)	Equivalent, input-referred,mean- square noise voltage				
p-channel active load inverter	<u>-gm1</u> gm2	$\frac{1}{\text{gm2}}$	gm2 CBD1+CGS1+CGS2+CBD2	$e_{n1}^2 + e_{n2}^2 \left(\frac{g_{m2}}{g_{m1}}\right)^2$				
n-channel active load inverter	-gm1 gm2+gmb2	$\frac{1}{\text{gm2+gmb2}}$	gm2+gmb2 CBD1+CGD1+CGS2+CBS2	$e_{n1}^2 + e_{n2}^2 \left(\frac{g_{m2}}{g_{m1}}\right)^2$				
Current source load inverter	$\frac{-gm1}{gds1+gds2}$	$\frac{1}{\text{gds1+gds2}}$	gds1+gds2 CBD1+CGD1+CDG2+CBD2	$e_{n1}^2 + e_{n2}^2 \left(\frac{g_{m2}}{g_{m1}}\right)^2$				
n-channel depletion load inverter	$\sim \frac{-gm1}{gmb2}$	$\frac{1}{\text{gmb2+gds1+gds2}}$	gmb2+gds1+gds2 CBD1+CGD1+CGS2+CBD2	$\overline{e_{n1}}^2 + \overline{e_{n2}}^2 \left(\frac{g_{m2}}{g_{m1}}\right)^2$				
Push-Pull inverter	$\frac{-(gm1+gm2)}{gds1+gds2}$	$\frac{1}{\text{gds1+gds2}}$	gds1+gds2 CBD1+CGD1+CGS2+CBD2	$\left(\frac{g_{m1}e_{n1}}{g_{m1}+g_{m2}}\right)^2 + \left(\frac{g_{m1}e_{n1}}{g_{m1}+g_{m2}}\right)^2$				
Inverting configurations we did not examine.								
CMOS Analog Circuit Design © P.E. Allen - 2002								
Chapter 5 – Section 2 (4/22/02) Page 5.2-1								

SECTION 5.2 - DIFFERENTIAL AMPLIFIERS

0 ÷

 v_2

_

 v_1

What is a Differential Amplifier?

A differential amplifier is an amplifier that amplifies the o difference between two voltages and rejects the average or common mode value of the two voltages.

Differential and common mode voltages:

 v_1 and v_2 are called *single-ended* voltages. They are voltages referenced to ac ground.

The *differential-mode* input voltage, v_{ID} , is the voltage difference between v_1 and v_2 . The *common-mode* input voltage, v_{IC} , is the average value of v_1 and v_2 .

$$\therefore v_{ID} = v_1 - v_2 \text{ and } v_{IC} = \frac{v_1 + v_2}{2} \implies v_1 = v_{IC} + 0.5v_{ID} \text{ and } v_2 = v_{IC} - 0.5v_{ID}$$

$$\stackrel{v_{ID}}{=} \stackrel{v_{ID}}{\stackrel{v_{ID}}{=}} \stackrel{v_{ID}}{\stackrel{v_{ID}}{=}} \stackrel{v_{ID}}{\stackrel{v_{ID}}{=}} \stackrel{v_{OUT}}{\stackrel{v_{OUT}}{=}} = A_{VD}v_{ID} \pm A_{VC}v_{IC} = A_{VD}(v_1 - v_2) \pm A_{VC}\left(\frac{v_1 + v_2}{2}\right)$$
where
$$V_{IC} \stackrel{v_{ID}}{\stackrel{v_{ID}}{=}} \stackrel{v_{OUT}}{\stackrel{v_{OUT}}{=}} = A_{VD} = \text{differential-mode voltage gain}$$

$$A_{VC} = \text{common-mode voltage gain}$$

CMOS Analog Circuit Design

VOUT

ō

Fig. 5.2-1A

Differential Amplifier Definitions

• Common mode rejection rato (*CMRR*)

$$CMRR = \left| \frac{A_{VD}}{A_{VC}} \right|$$

CMRR is a measure of how well the differential amplifier rejects the common-mode input voltage in favor of the differential-input voltage.

• Input common-mode range (ICMR)

The input common-mode range is the range of common-mode voltages over which the differential amplifier continues to sense and amplify the difference signal with the same gain.

Typically, the *ICMR* is defined by the common-mode voltage range over which all MOSFETs remain in the saturation region.

• Output offset voltage (V_{OS}(out))

The output offset voltage is the voltage which appears at the output of the differential amplifier when the input terminals are connected together.

• Input offset voltage ($V_{OS}(in) = V_{OS}$)

The input offset voltage is equal to the output offset voltage divided by the differential voltage gain.

$$V_{OS} = \frac{V_{OS}(\text{out})}{A_{VD}}$$

CMOS Analog Circuit Design

© P.E. Allen - 2002

Page 5.2-3

Chapter 5 – Section 2 (4/22/02)

Transconductance Characteristic of the Differential Amplifier

Consider the following n-channel differential amplifier (sometimes called a source-coupled pair):

Where should bulk be connected? Consider a p-well, CMOS technology,





1.) Bulks connected to the sources: No modulation of V_T but large common mode parasitic capacitance.

2.) Bulks connected to ground: Smaller common mode parasitic capacitors, but modulation of V_T .

If the technology is n-well CMOS, there is no choice. The bulks must be connected to ground.

Transconductance Characteristic of the Differential Amplifier - Continued Defining equations:

$$v_{ID} = v_{GS1} - v_{GS2} = \left(\frac{2i_{D1}}{\beta}\right)^{1/2} - \left(\frac{2i_{D2}}{\beta}\right)^{1/2}$$
 and $I_{SS} = i_{D1} + i_{D2}$

Solution:

$$i_{D1} = \frac{I_{SS}}{2} + \frac{I_{SS}}{2} \left(\frac{\beta v_{ID}^2}{I_{SS}} - \frac{\beta^2 v_{ID}^4}{4I_{SS}^2} \right)^{1/2} \quad \text{and} \quad i_{D2} = \frac{I_{SS}}{2} - \frac{I_{SS}}{2} \left(\frac{\beta v_{ID}^2}{I_{SS}} - \frac{\beta^2 v_{ID}^4}{4I_{SS}^2} \right)^{1/2}$$

which are valid for $v_{ID} < 2(I_{SS}/\beta)^{1/2}$.

Illustration of the result:



i_D/I_{SS}

CMOS Analog Circuit Design

© P.E. Allen - 2002

Page 5.2-5

Chapter 5 - Section 2 (4/22/02)

Voltage Transfer Characteristic of the Differential Amplifier

In order to obtain the voltage transfer characteristic, a load for the differential amplifier must be defined. We will select a current mirror load as illustrated below.



Note that output signal to ground is equivalent to the differential output signal due to the current mirror.

The short-circuit, transconductance is given as

$$g_m = \frac{di_{OUT}}{dv_{ID}} (V_{ID} = 0) = (\beta I_{SS})^{1/2} = \left(\frac{K_1 I_{SS} W_1}{L_1}\right)^{1/2}$$

CMOS Analog Circuit Design

© P.E. Allen - 2002

Voltage Transfer Function of the Differential Amplifer with a Current Mirror Load



Regions of operation of the transistors:

M2 is saturated when,

 $v_{DS2} \ge v_{GS2} - V_{TN} \rightarrow v_{OUT} - V_{S1} \ge V_{IC} - 0.5 v_{ID} - V_{S1} - V_{TN} \rightarrow v_{OUT} \ge V_{IC} - V_{TN}$ where we have assumed that the region of transition for M2 is close to $v_{ID} = 0$ V. M4 is saturated when,

 $v_{SD4} \ge v_{SG4} - |V_{TP}| \rightarrow V_{DD} - v_{OUT} \ge V_{SG4} - |V_{TP}| \rightarrow v_{OUT} \le V_{DD} - V_{SG4} + |V_{TP}|$ The regions of operations shown on the voltage transfer function assume $I_{SS} = 100 \mu A$.

Note:
$$V_{SG4} = \sqrt{\frac{2 \cdot 50}{50 \cdot 2}} + |V_{TP}| = 1 + |V_{TP}| \Rightarrow v_{OUT} \le 5 - 1 - 0.7 + 0.7 = 4V$$

CMOS Analog Circuit Design

Page 5.2-7

© P.E. Allen - 2002

Chapter 5 – Section 2 (4/22/02)

Differential Amplifier Using p-channel Input MOSFETs









CMOS Analog Circuit Design

© P.E. Allen - 2002

Page 5.2-9

Chapter 5 - Section 2 (4/22/02)

Example 5.2-1 - Small-Signal Analysis of the Differential-Mode of the Diff. Amp

A requirement for differential-mode operation is that the differential amplifier is balanced^{\dagger}.



Differential Transconductance:

Assume that the output of the differential amplifier is an ac short.

$$i_{\text{out}}' = \frac{g_{m1}g_{m3}r_{p1}}{1 + g_{m3}r_{p1}}v_{gs1} - g_{m2}v_{gs2} \approx g_{m1}v_{gs1} - g_{m2}v_{gs2} = g_{md}v_{id}$$

where $g_{m1} = g_{m2} = g_{md}$, $r_{p1} = r_{ds1} || r_{ds3}$ and i'_{out} designates the output current into a short circuit.

[†] It can be shown that the current mirror causes this requirement to be invalid because the drain loads are not matched. However, we will continue to use the assumption regardless.

Page 5.2-10

Small-Signal Analysis of the Differential-Mode of the Diff. Amplifier - Continued Output Resistance: Differential Voltage Gain:

$$r_{\text{out}} = \frac{1}{g_{ds2} + g_{ds4}} = r_{ds2} ||r_{ds4} \qquad \qquad A_v = \frac{v_{\text{out}}}{v_{id}} = \frac{g_{md}}{g_{ds2} + g_{ds4}}$$

If we assume that all transistors are in saturation and replace the small signal parameters of g_m and r_{ds} in terms of their large-signal model equivalents, we achieve

$$A_{\nu} = \frac{v_{out}}{v_{id}} = \frac{(K'_{1}I_{SS}W_{1}/L_{1})^{1/2}}{(\lambda_{2} + \lambda_{4})(I_{SS}/2)} = \frac{2}{\lambda_{2} + \lambda_{4}} \left(\frac{K'_{1}W_{1}}{I_{SS}L_{1}}\right)^{1/2} \propto \frac{1}{\sqrt{I_{SS}}}$$
Note that the small-signal gain is inversely proportional to the square root of the bias current!
Example:
If $W_{1}/L_{1} = 2\mu m/1\mu m$ and $I_{SS} = 50\mu A$
(10 μA), then
 A_{ν} (n-channel) = 46.6V/V (104.23V/V)
 A_{ν} (p-channel) = 31.4V/V (70.27V/V)
 $r_{out} = \frac{1}{g_{ds2} + g_{ds4}} = \frac{1}{25\mu A \cdot 0.09V^{-1}} = 0.444M\Omega$ (2.22M Ω)

CMOS Analog Circuit Design

© P.E. Allen - 2002

Page 5.2-11

Chapter 5 - Section 2 (4/22/02)

Common Mode Analysis for the Current Mirror Load Differential Amplifier

The current mirror load differential amplifier is not a good example for common mode analysis because the current mirror rejects the common mode signal.



Therefore:

- The common mode output voltage should ideally be zero.
- Any voltage that exists at the output is due to mismatches in the gain between the two different paths.

Small-Signal Analysis of the Common-Mode of the Differential Amplifier

The common-mode gain of the differential amplifier with a current mirror load is ideally zero.

To illustrate the common-mode gain, we need a different type of load so we will consider the following:





An Intuitive Method of Small Signal Analysis

Small signal analysis is used so often in analog circuit design that it becomes desirable to find faster ways of performing this important analysis.

Intuitive Analysis (or Schematic Analysis)

Technique:

1.) Identify the transistor(s) that convert the input voltage to current (these transistors are called *transconductance transistors*).

- 2.) Trace the currents to where they flow into an equivalent resistance to ground.
- 3.) Multiply this resistance by the current to get the voltage at this node to ground.
- 4.) Repeat this process until the output is reached.

Simple Example:

$$R_{1} \neq V_{DD}$$

$$R_{1} \neq V_{01}$$

$$g_{m1}V_{in} \neq V_{01}$$

$$g_{m2}V_{01} \neq V_{01}$$

$$R_{2} \neq F_{ig. 5.2-10C}$$

 \rightarrow

 $v_{o1} = -(g_{m1}v_{in})R_1 \rightarrow v_{out} = -(g_{m2}v_{o1})R_2$

 $v_{out} = (g_{m1}R_1g_{m2}R_2)v_{in}$

Intuitive Analysis of the Current-Mirror Load Differential Amplifier



Some Concepts to Help Extend the Intuitive Method of Small-Signal Analysis

1.) Approximate the output resistance of any cascode circuit as

 $R_{out} \approx (g_{m2}r_{ds2})r_{ds1}$

where M1 is a transistor cascoded by M2.

2.) If there is a resistance, R, in series with the source of the transconductance transistor, let the effective transconductance be

$$g_m(eff) = \frac{g_m}{1 + g_m R}$$

Proof:



Slew Rate of the Differential Amplifier

Slew Rate (SR) = Maximum output-voltage rate (either positive or negative)

It is caused by, $i_{OUT} = C_L \frac{dv_{OUT}}{dt}$. When i_{OUT} is a constant, the rate is a constant.

Consider the following current-mirror load, differential amplifiers:



Note that slew rate can only occur when the differential input signal is large enough to cause $I_{SS}(I_{DD})$ to flow through only one of the differential input transistors.

$$SR = \frac{I_{SS}}{C_L} = \frac{I_{DD}}{C_L} \Rightarrow \text{ If } C_L = 5\text{pF} \text{ and } I_{SS} = 10\mu\text{A}, \text{ the slew rate is } SR = 2\text{V/}\mu\text{s}.$$

(For the BJT differential amplifier slewing occurs at ± 100 mV whereas for the MOSFET differential amplifier it can be ± 2 V or more.)

CMOS Analog Circuit Design

© P.E. Allen - 2002

Chapter 5 – Section 2 (4/22/02)

Page 5.2-19

Noise Analysis of the Differential Amplifier



Solve for the total output-noise current to get,

 $i_{to}^2 = g_{m1}^2 e_{n1}^2 + g_{m2}^2 e_{n2}^2 + g_{m3}^2 e_{n3}^2 + g_{m4}^2 e_{n4}^2$ This output-noise current can be expressed in terms of an equivalent input noise voltage, e_{eq}^2 , given as

$$i_{to}^2 = g_{m1}^2 e_{eq}^2$$

Equating the above two expressions for the total output-noise current gives,

$$e_{eq}^{2} = e_{n1}^{2} + e_{n2}^{2} + \left[\frac{g_{m3}}{g_{m1}}\right]^{2} [e_{n3}^{2} + e_{n4}^{2}]$$
1/f Noise $(e_{n1}^{2} = e_{n2}^{2} \text{ and } e_{n3}^{2} = e_{n4}^{2})$:
Thermal Noise $(e_{n1}^{2} = e_{n2}^{2} \text{ and } e_{n3}^{2} = e_{n4}^{2})$:
 $e_{eq(1/f)} = \sqrt{\frac{2B_{P}}{fW_{1}L_{1}}} \sqrt{1 + \left(\frac{K'_{N}B_{N}}{K'_{P}B_{P}}\right)\left(\frac{L_{1}}{L_{3}}\right)^{2}} \quad e_{eq(th)} = \sqrt{\left(\frac{16kT}{3[2K'_{1}(W/L)_{1}I_{1}]^{1/2}}\right)\left[1 + \left(\frac{W_{3}L_{1}K'_{3}}{L_{3}W_{1}K'_{1}}\right)^{1/2}\right]}$

CMOS Analog Circuit Design

© P.E. Allen - 2002



A Differential-Output, Differential-Input Amplifier

Probably the best way to solve the current mismatch problem is through the use of common-mode feedback.

Consider the following solution to the previous problem.



Operation:

- Common mode output voltages are sensed at the gates of MC2A and MC2B and compared to V_{CM} .
- The current in MC3 provides the negative feedback to drive the common mode output voltage to the desired level.
- With large values of output voltage, this common mode feedback scheme has flaws.





Example 5.2-2 - Design of a MOS Differential Amp. with a Current Mirror Load

Design the currents and *W/L* values of the current mirror load MOS differential amplifier to satisfy the following specifications: $V_{DD} = -V_{SS} = 2.5$ V, $SR \ge 10$ V/µs ($C_L=5$ pF), $f_{-3dB} \ge 100$ kHz ($C_L=5$ pF), a small signal gain of 100V/V, -1.5V $\le ICMR \le 2$ V and $P_{diss} \le 1$ mW. Use the parameters of K_N '=110µA/V², K_P '=50µA/V², $V_{TN}=0.7$ V, $V_{TP}=-0.7$ V, $\lambda_N=0.04$ V⁻¹ and $\lambda_P=0.05$ V⁻¹. Solution

1.) To meet the slew rate, $I_{SS} \ge 50 \mu A$. For maximum P_{diss} , $I_{SS} \le 200 \mu A$.

2.)
$$f_{-3dB}$$
 of 100kHz implies that $R_{out} \le 318$ k Ω . Therefore $R_{out} = \frac{2}{(\lambda_N + \lambda_P)I_{SS}} \le 318$ k Ω

$$\therefore T_{SS} \ge 70\mu\text{A} \quad \text{Thus, pick } T_{SS} = 100\mu\text{A}$$
3.) $V_{IC}(\max) = V_{DD} - V_{SG3} + V_{TN1} \rightarrow 2\text{V} = 2.5 - V_{SG3} + 0.7$
 $V_{SG3} = 1.2\text{V} = \sqrt{\frac{2 \cdot 50\mu\text{A}}{50\mu\text{A}/\text{V}^2(W_3/L_3)}} + 0.7$
 $\therefore \frac{W_3}{L_3} = \frac{W_4}{L_4} = \frac{2}{(0.5)^2} = 8$
4.) $100 = g_{m1}R_{out} = \frac{g_{m1}}{g_{ds2}+g_{ds4}} = \frac{\sqrt{2 \cdot 110\mu\text{A}/\text{V}^2(W_1/L_1)}}{(0.04+0.05)\sqrt{50\mu\text{A}}} = 23.31\sqrt{\frac{W_1}{L_1}} \rightarrow \frac{W_1}{L_1} = \frac{W_2}{L_2} = 18.4$

Example 5.2-2 - Continued

5.) $V_{IC}(\min) = V_{SS} + V_{DS5}(\operatorname{sat}) + V_{GS1} \rightarrow -1.5 = -2.5 + V_{DS5}(\operatorname{sat}) + \sqrt{\frac{2 \cdot 50 \mu A}{110 \mu A/V^2(18.4)}} + 0.7$ $V_{DS5}(\operatorname{sat}) = 0.3 - 0.222 = 0.0777!! \Rightarrow \frac{W_5}{L_5} = \sqrt{\frac{2I_{SS}}{K_N V_{DS5}(\operatorname{sat})^2}} = 300$ We probably should increase W_2/I_2 to reduce V_2 and V_3 and V_4 and V_4

We probably should increase W_1/L_1 to reduce V_{GS1} and allow a smaller W_5/L_5 . If we choose $W_1/L_1 = 40$, then $W_5/L_5 = 9$. (Larger than specified gain should be okay.)

CMOS Analog Circuit Design

© P.E. Allen - 2002

Page 5.3-1

Chapter 5 - Section 3 (4/22/02)

SECTION 5.3 - CASCODE AMPLIFIER

Why Use the Cascode Amplifier?

- Can provide higher output resistance and larger gain if the load is also high resistance.
- It reduces the Miller effect when the driving source has a large source resistance.



The Miller effect causes C_{gd1} to be increased by the value of $1 + (v_1/v_{in})$ and appear in parallel with the gate-source of M1 causing a dominant pole to occur.

The cascode amplifier eliminates this dominant pole by keeping the value of v_1/v_{in} small by making the value of R_2 to be approximately $2/g_{m2}$.



Large-Signal Voltage Swing Limits of the Cascode Amplifier

Maximum output voltage, *v_{OUT}*(max):

 $v_{OUT}(\max) = V_{DD}$

Minimum output voltage, *v_{OUT}*(min):

Referencing all potentials to the negative power supply (ground in this case), we may express the current through each of the devices, M1 through M3, as

$$i_{D1} = \beta_1 \left((V_{DD} - V_{T1})v_{DS1} - \frac{v_{DS1}^2}{2} \right) \approx \beta_1 (V_{DD} - V_{T1})v_{DS1}$$

$$i_{D2} = \beta_2 \left((V_{GG2} - v_{DS1} - V_{T2})(v_{OUT} - v_{DS1}) - \frac{(v_{OUT} - v_{DS1})^2}{2} \right)$$

$$\cong \beta_2 (V_{GG2} - v_{DS1} - V_{T2})(v_{OUT} - v_{DS1})$$

and

$$i_{D3} = \frac{\beta_3}{2} (V_{DD} - V_{GG3} - |V_{T3}|)^2$$

where we have also assumed that both v_{DS1} and v_{OUT} are small, and $v_{IN} = V_{DD}$. Solving for v_{OUT} by realizing that $i_{D1} = i_{D2} = i_{D3}$ and $\beta_1 = \beta_2$ we get,

$$v_{OUT}(\min) = \frac{\beta_3}{2\beta_2} (V_{DD} - V_{GG3} - |V_{T3}|)^2 \left(\frac{1}{V_{GG2} - V_{T2}} + \frac{1}{V_{DD} - V_{T1}}\right)$$

CMOS Analog Circuit Design

© P.E. Allen - 2002

Example 5.3-1 - Calculation of the Min. Output Voltage for the Cascode Amplifier

(a.) Assume the values and parameters used for the cascode configuration plotted in the previous slide on the voltage transfer function and calculate the value of $v_{OUT}(min)$.

(b.) Find the value of $v_{OUT}(\max)$ and $v_{OUT}(\min)$ where all transistors are in saturation.

Solution

(a.) Using the previous result gives,

 $v_{OUT}(\min) = 0.50$ volts.

We note that simulation gives a value of about 0.75 volts. If we include the influence of the channel modulation on M3 in the previous derivation, the calculated value is 0.62 volts which is closer. The difference is attributable to the assumption that both v_{DS1} and v_{OUT} are small.

(b.) The largest output voltage for which all transistors of the cascode amplifier are in saturation is given as

 $v_{OUT}(\max) = V_{DD} - V_{SD3}(\operatorname{sat})$

and the corresponding minimum output voltage is

 $v_{OUT}(\min) = V_{DS1}(\operatorname{sat}) + V_{DS2}(\operatorname{sat})$.

For the cascode amplifier of Fig. 5.3-2, these limits are 3.0V and 2.7V.

Consequently, the range over which all transistors are saturated is quite small for a 5V power supply.

CMOS Analog Circuit Design

© P.E. Allen - 2002

Page 5.3-5

Chapter 5 – Section 3 (4/22/02)

Small-Signal Midband Performance of the Cascode Amplifier

Small-signal model:



Using nodal analysis, we can write,

$$[g_{ds1} + g_{ds2} + g_{m2}]v_1 - g_{ds2}v_{out} = -g_{m1}v_{in}$$

$$-[g_{ds2} + g_{m2}]v_1 + (g_{ds2} + g_{ds3})v_{out} = 0$$

Solving for vout/vin yields

$$\frac{v_{\text{out}}}{v_{\text{in}}} = \frac{-g_{m1}(g_{ds2} + g_{m2})}{g_{ds1}g_{ds2} + g_{ds1}g_{ds3} + g_{ds2}g_{ds3} + g_{ds3}g_{m2}} \qquad \approx \frac{-g_{m1}}{g_{ds3}} = -\sqrt{\frac{2K_1W_1}{L_1I_D\lambda_{23}^2}}$$
small-signal output resistance is

$$r_{out} = [r_{ds1} + r_{ds2} + g_m 2r_{ds1} r_{ds2}] ||r_{ds3} \cong r_{ds3}$$

Small-Signal Analysis of the Cascode Amplifier - Continued

It is of interest to examine the voltage gain of v_1/v_{in} . From the previous nodal equations,

$$\frac{v_1}{v_{\text{in}}} = \frac{-g_{m1}(g_{ds2} + g_{ds3})}{g_{ds1}g_{ds2} + g_{ds1}g_{ds3} + g_{ds2}g_{ds3} + g_{ds3}g_{m2}} \approx \left(\frac{g_{ds2} + g_{ds3}}{g_{ds3}}\right) \left(\frac{-g_{m1}}{g_{m2}}\right) \approx \frac{-2g_{m1}}{g_{m2}} = -2\sqrt{\frac{W_1L_2}{L_1W_2}}$$

If the *W/L* ratios of M1 and M2 are equal and $g_{ds2} = g_{ds3}$, then v_1/v_{in} is approximately -2. Why is this gain -2 instead of -1?

Consider the small-signal model looking into the source of M2:

The voltage loop is written as,

$$v_{s2} = (i_1 - g_{m2}v_{s2})r_{ds2} + i_1r_{ds3}$$

Solving this equation for the ratio of v_{s2} to i_1 $= i_1(r_{ds2} + r_{ds3}) - g_{m2}r_{ds2}v_{s2}$

gives

$$R_{s2} = \frac{v_{s2}}{i_1} = \frac{r_{ds2} + r_{ds3}}{1 + g_{m2}r_{ds2}}$$

We see that R_{s2} equals $2/g_{m2}$ if $r_{ds2} \approx r_{ds3}$. Thus, if $g_{m1} \approx g_{m2}$, the voltage gain $v_1/v_{in} \approx -2$. Note that:

 $r_{ds3} = 0$ that $R_{s2} \approx 1/g_{m2}$ or $r_{ds3} = r_{ds2}$ that $R_{s2} \approx 2/g_{m2}$ or $r_{ds3} \approx r_{ds2}g_m r_{ds}$ that $R_{s2} \approx r_{ds}!!!$ Principle: The small-signal resistance looking into the source of a MOSFET depends on the resistance connected from the drain of the MOSFET to ac ground. © P.E. Allen - 2002

CMOS Analog Circuit Design

Chapter 5 - Section 3 (4/22/02)

Frequency Response of the Cascode Amplifier

Small-signal model (
$$R_S = 0$$
):
where
 $C_1 = C_{gd1}$,
 $C_2 = C_{bd1} + C_{bs2} + C_{gs2}$, and
 $C_3 = C_{bd2} + C_{bd3} + C_{gd2} + C_{gd3} + C_L$
The nodal equations now become:
 $(g_{m2} + g_{ds1} + g_{ds2} + sC_1 + sC_2)v_1 - g_{ds2}v_{out} = -(g_{m1} - sC_1)v_{in}$
and
 $-(g_{ds2} + g_{m2})v_1 + (g_{ds2} + g_{ds3} + sC_3)v_{out} = 0$
Solving for $V_{out}(s)/V_{in}(s)$ gives,
 $\frac{V_{out}(s)}{V_{in}(s)} = \left(\frac{1}{1 + as + bs^2}\right) \left(\frac{-(g_{m1} - sC_1)(g_{ds2} + g_{m2})}{g_{ds1}g_{ds2} + g_{ds3}(g_{m2} + g_{ds1} + g_{ds2})}\right)$
where
 $a = \frac{C_3(g_{ds1} + g_{ds2} + g_{m2}) + C_2(g_{ds2} + g_{ds3}) + C_1(g_{ds2} + g_{ds3})}{g_{ds1}g_{ds2} + g_{ds3}(g_{m2} + g_{ds1} + g_{ds2})}$
and
 $b = \frac{C_3(C_1 + C_2)}{g_{ds1}g_{ds2} + g_{ds3}(g_{m2} + g_{ds1} + g_{ds2})}$

CMOS Analog Circuit Design

© P.E. Allen - 2002

Page 5.3-7

Page 5.3-6



A Simplified Method of Finding an Algebraic Expression for the Two Poles

Assume that a general second-order polynomial can be written as:

$$P(s) = 1 + as + bs^{2} = \left(1 - \frac{s}{p_{1}}\right)\left(1 - \frac{s}{p_{2}}\right) = 1 - s\left(\frac{1}{p_{1}} + \frac{1}{p_{2}}\right) + \frac{s^{2}}{p_{1}p_{2}}$$

Now if $|p_2| \gg |p_1|$, then P(s) can be simplified as

$$P(s) \approx 1 - \frac{s}{p_1} + \frac{s^2}{p_1 p_2}$$

Therefore we may write p_1 and p_2 in terms of a and b as

$$p_1 = \frac{-1}{a}$$
 and $p_2 = \frac{-a}{b}$

Applying this to the previous problem gives,

$$p_1 = \frac{-[g_{ds1}g_{ds2} + g_{ds3}(g_{m2} + g_{ds1} + g_{ds2})]}{C_3(g_{ds1} + g_{ds2} + g_{m2}) + C_2(g_{ds2} + g_{ds3}) + C_1(g_{ds2} + g_{ds3})} \approx \frac{-g_{ds3}}{C_3}$$

The nondominant root p_2 is given as

$$p_2 = \frac{-[C_3(g_{ds1} + g_{ds2} + g_{m2}) + C_2(g_{ds2} + g_{ds3}) + C_1(g_{ds2} + g_{ds3})]}{C_3(C_1 + C_2)} \approx \frac{-g_{m2}}{C_1 + C_2}$$

Assuming C_1 , C_2 , and C_3 are the same order of magnitude, and g_{m2} is greater than g_{ds3} , then $|p_1|$ is smaller than $|p_2|$. Therefore the approximation of $|p_2| \gg |p_1|$ is valid.

Note that there is a right-half plane zero at $z_1 = g_{m1}/C_1$.

CMOS Analog Circuit Design

Chapter 5 – Section 3 (4/22/02)

Driving Amplifiers from a High Resistance Source - The Miller Effect

Examine the frequency $\uparrow^{V_{DD}}$ C_2								
response of a current-source $+ \square^{\square}M^2$								
load inverter driven from a $V_{GG2} \equiv \int v_{out} \implies \frac{V_{in}}{R} (A)_{R_s} \ge c_1 \pm v_1 \langle \downarrow \rangle c_3 \pm c_3 \ge v_{out}$								
high resistance source: $\downarrow \downarrow \downarrow \downarrow_{M_1}$ $\downarrow \downarrow \downarrow_{M_2}$								
Assuming the input is I_{in} $\bigvee_{in} \land R_{e} \land V_{in} \land R_{e} \land V_{in} \land C_{1} \approx C_{os1} \qquad C_{3} = C_{bd1} + C_{bd2} + C_{od2}$								
the nodal equations are $R_s + L$ $R_s + L$ $C_2 = C_{ad1} + R_3 = r_{d1} r_{d2} + R_{3} = r_{d2} r_{d2} + R_{3} = r_{d3} r_{d2} + R_{d3} = r_{d3} r_{d2} + R_{d3} = r_{d3} r_{d3} + R_{d3} = r_{d3} r_$								
= = = = = = = = = = = = = = = = = = =								
$[G_1 + s(C_1 + C_2)]V_1 - sC_2V_{out} = I_{in}$ and $(g_{m1} - sC_2)V_1 + [G_3 + s(C_2 + C_3)]V_{out} = 0$								
where								
$G_1 = G_s (=1/R_s), G_3 = g_{ds1} + g_{ds2}, C_1 = C_{gs1}, C_2 = C_{gd1} \text{and} C_3 = C_{bd1} + C_{bd2} + C_{gd2}.$								
Solving for $V_{out}(s)/V_{in}(s)$ gives								
$V_{\text{out}}(s)$ $(sC_2-g_{m1})G_1$								
$\overline{V_{\text{in}}(s)} = \overline{G_1 G_3 + s[G_3(C_1 + C_2) + G_1(C_2 + C_3) + g_{m1}C_2] + (C_1 C_2 + C_1 C_3 + C_2 C_3)s^2}$								
or								
$V_{\text{out}}(s) \left(-g_{m1}\right) \qquad \qquad [1-s(C_2/g_{m1})]$								
$\overline{V_{\text{in}}(s)} = \overline{(G_3)} \overline{1 + [R_1(C_1 + C_2) + R_3(C_2 + C_3) + g_{m1}R_1R_3C_2]s + (C_1C_2 + C_1C_3 + C_2C_3)R_1R_3s^2}$								
Assuming that the poles are split allows the use of the previous technique to get,								
-1 -1 $-g_{m1}C_2$								
$p_1 = \overline{R_1(C_1 + C_2) + R_3(C_2 + C_3) + g_{m1}R_1R_3C_2} \cong \overline{g_{m1}R_1R_3C_2} \text{and} \ p_2 \cong \overline{C_1C_2 + C_1C_3 + C_2C_3}$								
The Miller effect has caused the input pole, $1/R_1C_1$, to be decreased by a value of $g_{m1}R_3$.								

© P.E. Allen - 2002

© P.E. Allen - 2002

Page 5.3-9

How does the Cascode Amplifier Solve the Miller Effect?

The dominant pole of the inverting amplifier with a large source resistance was found to be

$$p_1(\text{inverter}) = \frac{-1}{R_1(C_1 + C_2) + R_3(C_2 + C_3) + g_{m1}R_1R_3C_2}$$

Now if a cascode amplifier is used, R_3 , can be approximated as $2/g_m$ of the cascoding transistor (assuming the drain sees an r_{ds} to ac ground).

$$\therefore p_1(\text{cascode}) = \frac{-1}{R_1(C_1 + C_2) + \left(\frac{2}{g_m}\right)(C_2 + C_3) + g_{m1}R_1\left(\frac{2}{g_m}\right)C_2}$$
$$= \frac{-1}{R_1(C_1 + C_2) + \left(\frac{2}{g_m}\right)(C_2 + C_3) + 2R_1C_2} \approx \frac{-1}{R_1(C_1 + 3C_2)}$$

Thus we see that $p_1(\text{cascode}) >> p_1(\text{inverter})$.

CMOS Analog Circuit Design

© P.E. Allen - 2002

Page 5.3-11

High Gain and High Output Resistance Cascode Amplifier



Chapter 5 – Section 3 (4/22/02)

Example 5.3-2 - Comparison of the Cascode Amplifier Performance

Calculate the small-signal voltage gain, output resistance, the dominant pole, and the nondominant pole for the low-gain, cascode amplifier and the high-gain, cascode amplifier. Assume that $I_D = 200$ microamperes, that all *W/L* ratios are $2 \propto m/1 \mu m$, and that the parameters of Table 3.1-2 are valid. The capacitors are assumed to be: $C_{gd} = 3.5$ fF, $C_{gs} = 30$ fF, $C_{bsn} = C_{bdn} = 24$ fF, $C_{bsp} = C_{bdp} = 12$ fF, and $C_L = 1$ pF.

Solution

The low-gain, cascode amplifier has the following small-signal performance:

$$A_{v} = -37.1 \text{V/V}$$

$$R_{out} = 125 \text{k}\Omega$$

$$p_{1} \approx -g_{ds3}/C_{3} \rightarrow 1.22 \text{ MHz}$$

$$p_{2} \approx g_{m2}/(C_{1}+C_{2}) \rightarrow 605 \text{ MHz}$$

The high-gain, cascode amplifier has the following small-signal performance:

$$\begin{aligned} A_{\rm V} &= -414 {\rm V/V} \\ R_{out} &= 1.40 \ {\rm M}\Omega \\ p_1 &\approx 1/R_{out}C_3 \rightarrow 108 \ {\rm kHz} \\ p_2 &\approx g_{m2}/(C_1 + C_2) \rightarrow 579 \ {\rm MHz} \end{aligned}$$

(Note at this frequency, the drain of M2 is shorted to ground by the load capacitance, C_L)

CMOS Analog Circuit Design

© P.E. Allen - 2002

Page 5.3-13

Chapter 5 - Section 3 (4/22/02)

Designing Cascode Amplifiers

Pertinent design equations for the simple cascode amplifier.



Example 5.3-3 - Design of a Cascode Amplifier

The specs for a cascode amplifier are $A_v = -50$ V/V, $v_{OUT}(max) = 4$ V, $v_{OUT}(min) = 1.5$ V, V_{DD} =5V, and P_{diss} =1mW. The slew rate with a 10pF load should be 10V/µs or greater. Solution

The slew rate requires a current greater than 100µA while the power dissipation requires a current less than 200µA. Compromise with 150µA. Beginning with M3,

$$\frac{W_3}{L_3} = \frac{2I}{K_P[V_{DD} - v_{OUT}(\max)]^2} = \frac{2 \cdot 150}{50(1)^2} = 6$$
From this find V_{GG3} : $V_{GG3} = V_{DD} - |V_{TP}| - \sqrt{\frac{2I}{K_P(W_3/L_3)}} = 5 - 1 - \sqrt{\frac{2 \cdot 150}{50 \cdot 6}} = 3V$
Next, $\frac{W_1}{L_1} = \frac{(A_v \lambda)^{2I}}{2K_N} = \frac{(50 \cdot 0.05)^2(150)}{2 \cdot 110} = 2.73$
To design W_2/L_2 , we will first calculate $V_{DS1}(\operatorname{sat})$ and use the $v_{OUT}(\operatorname{min})$ specification to define $V_{DS2}(\operatorname{sat})$. $V_{DS1}(\operatorname{sat}) = \sqrt{\frac{2I}{K_N(W_1/L_1)}} = \sqrt{\frac{2 \cdot 150}{110 \cdot 4.26}} = 0.8V$
Subtracting this value from 1.5V gives $V_{DS2}(\operatorname{sat}) = 0.7V$.
$$\therefore \qquad \frac{W_2}{L_2} = \frac{2I}{K_N V_{DS2}(\operatorname{sat})^2} = \frac{2 \cdot 150}{110 \cdot 0.72} = 5.57$$
Finally, $V_{GG2} = V_{DS1}(\operatorname{sat}) + \sqrt{\frac{2I}{K_N(W_2/L_2)}} + V_{TN} = 0.8V + 0.7V + 0.7V = 2.2V$
CMOS Analog Circuit Design $(e + 1) + \sqrt{(2I)} + V_{TN} = 0.8V + 0.7V + 0.7V = 2.2V$
CMOS Analog Circuit Design $(e + 1) + \sqrt{(2I)} + V_{TN} = 0.8V + 0.7V + 0.7V = 2.2V$
CMOS Analog Circuit Design $(e + 1) + \sqrt{(2I)} + V_{TN} = 0.8V + 0.7V + 0.7V = 2.2V$
CMOS Analog Circuit Design $(e + 1) + \sqrt{(2I)} + V_{TN} = 0.8V + 0.7V + 0.7V = 2.2V$
CMOS Analog Circuit Design $(e + 1) + \sqrt{(2I)} + V_{TN} = 0.8V + 0.7V + 0.7V = 2.2V$
CMOS Analog Circuit Design $(e + 1) + \sqrt{(2I)} + V_{TN} = 0.8V + 0.7V + 0.7V = 2.2V$
CMOS Analog Circuit Design $(e + 1) + \sqrt{(2I)} + V_{TN} = 0.8V + 0.7V + 0.7V = 2.2V$
CMOS Analog Circuit Design $(e + 1) + \sqrt{(2I)} + V_{TN} = 0.8V + 0.7V + 0.7V = 2.2V$
CMOS Analog Circuit Design $(e + 1) + \sqrt{(2I)} + V_{TN} = 0.8V + 0.7V + 0.7V = 2.2V$
CMOS Analog Circuit Design $(e + 1) + \sqrt{(2I)} + V_{TN} = 0.8V + 0.7V + 0.7V = 2.2V$
CMOS Analog Circuit Design $(e + 1) + \sqrt{(2I)} + V_{TN} = 0.8V + 0.7V + 0.7V = 2.2V$
CMOS Analog Circuit Design $(e + 1) + \sqrt{(2I)} + V_{TN} = 0.8V + 0.7V + 0.7V = 2.2V$
CMOS Analog Circuit Design $(e + 1) + \sqrt{(2I)} + V_{TN} = 0.8V + 0.7V + 0.7V = 2.2V$
CMOS Analog Circuit Design $(e + 1) + \sqrt{(2I)} + \sqrt{(2I)} + V_{TN} = 0.8V + 0.7V + 0.7V = 2.2V$
CMOS Analog Circuit Design $(e + 1) + \sqrt{(2I)} + \sqrt{(2$

SECTION 5.4 - CURRENT AMPLIFIERS

What is a Current Amplifier?

- An amplifier that has a defined output-input current relationship
- Low input resistance
- High output resistance

Application of current amplifiers:



$$R_S >> R_{in}$$
 and $R_{out} >> R_L$

Advantages of current amplifiers:

- Currents are not restricted by the power supply voltages so that wider dynamic ranges are possible with lower power supply voltages.
- -3dB bandwidth of a current amplifier using negative feedback is independent of the closed loop gain.



Bandwidth Advantage of a Current Feedback Amplifier

The unity-gainbandwidth is,

$$GB = |A_{\nu}(0)| \ \omega_{-3dB} = \frac{R_2 A_o}{R_1(1+A_o)} \cdot \omega_A(1+A_o) = \frac{R_2}{R_1} A_o \cdot \omega_A = \frac{R_2}{R_1} GB_i$$

where GB_i is the unity-gainbandwidth of the current amplifier. Note that if GB_i is constant, then increasing R_2/R_1 (the voltage gain) increases GB. Illustration:



Note that $GB_2 > GB_1 > GB_i$

The above illustration assumes that the GB of the voltage amplifier realizing the voltage buffer is greater than the GB achieved from the above method.







Example 5.4-1- Performance of a Simple Current Mirror as a Current Amplifier

Find the small-signal current gain, A_i , the input resistance, R_{in} , the output resistance, R_{out} , and the -3dB frequency in Hertz for the current amplifier of Fig. 5.4-3(a) if $10I_1 = I_2 = 100\mu$ A and $W_2/L_2 = 10W_1/L_1 = 10\mu$ m/1µm. Assume that $C_{bd1} = 10$ fF, $C_{gs1} = C_{gs2} = 100$ fF, and $C_{gs2} = 50$ fF.

Solution

Ignoring channel modulation and mismatch effects, the small-signal current gain,

$$A_i = \frac{W_2/L_2}{W_1/L_1} \approx 10$$
A/A.

The small-signal input resistance, R_{in} , is approximately $1/g_{m1}$ and is

$$R_{in} \approx \frac{1}{\sqrt{2K_N(1/1)10\mu A}} = \frac{1}{46.9\mu S} = 21.3 \text{k}\Omega$$

The small-signal output resistance is equal to

$$R_{out} = \frac{1}{\lambda_N I_2} = 250 \mathrm{k}\Omega.$$

The -3dB frequency is

 $\omega_{-3dB} = \frac{46.9 \mu S}{260 fF} = 180.4 \times 10^6 \text{ radians/sec.} \rightarrow f_{-3dB} = 28.7 \text{ MHz}$





Example 5.4 - 2 - Current Amplifier Implemented by the Self-Biased, Cascode Current Mirror

Assume that I_1 and I_2 of the self-biased cascode current mirror are 100µA. *R* has been designed to give a V_{ON} of 0.1V. Thus $R = 1k\Omega$. Find the value of R_{in} , R_{out} , and A_i if the W/L ratios of all transistors are 182µm/1µm.

<u>Solution</u>

The input resistance requires g_{m1} which is $\sqrt{2 \cdot 110 \cdot 182 \cdot 100} = 2\text{mS}$

 $\therefore \quad R_{in} \approx 1000\Omega + 500\Omega = 1.5 \mathrm{k}\Omega$

From our knowledge of the cascode configuration, the small signal output resistance should be

 $R_{out} \approx g_{m4} r_{ds4} r_{ds2} = (2001 \mu \text{S})(250 \text{k}\Omega)(250 \text{k}\Omega) = 125 \text{M}\Omega$

Because $V_{DS1} = V_{DS2}$, the small-signal current gain is

$$A_i = \frac{W_2/L_2}{W_1/L_1} = 1$$

Simulation results using the level 1 model for this example give

 $R_{in}=1.497$ k Ω , $R_{out}=164.7$ M Ω and $A_i=1.000$ A/A.



Chapter 5 - Section 4 (4/22/02)

Differential-Input, Current Amplifiers

Definitions for the differential-mode, i_{ID} , and common-mode, i_{IC} , input currents of the differential-input current amplifier.



- Current amplifiers have a low input resistance, high output resistance, and a defined output-input current relationship
- Input resistances less than $1/g_m$ require feedback

However, all feedback loops have internal poles that cause the benefits of negative feedback to vanish at high frequencies.

In addition, these feedback loops can have a slow time constant from a pole-zero pair.

• Voltage amplifiers using a current amplifier have high values of gain-bandwidth

• Current amplifiers are useful at low power supplies and for switched current applications

CMOS Analog Circuit Design

© P.E. Allen - 2002

Page 5.5-1

Chapter 5 – Section 5 (4/22/02)

SECTION 5.5 - OUTPUT AMPLIFIERS

General Considerations of Output Amplifiers

Requirements:

- 1.) Provide sufficient output power in the form of voltage or current.
- 2.) Avoid signal distortion.
- 3.) Be efficient
- 4.) Provide protection from abnormal conditions (short circuit, over temperature, etc.)

Types of Output Amplifiers:

- 1.) Class A amplifiers
- 2.) Source followers
- 3.) Push-pull amplifiers
- 4.) Substrate BJT amplifiers
- 5.) Amplifiers using negative shunt feedback



• Maximum sourcing current is,

$$I_{OUT}^{+} = \frac{K_2 W_2}{2L_2} (V_{DD} - V_{GG2} - |V_{T2}|)^2 \le I_Q$$

Requirements:

- Want $r_{out} \ll R_L$
- $|I_{OUT}| > C_L \cdot SR$

•
$$|I_{OUT}| > \frac{v_{OUT}(\text{peak})}{R_L}$$

The maximum current is determined by **both** the current required to provide the necessary slew rate (C_L) and to provide a voltage across the load resistor (R_L) .

Although we have considered the small-signal performance of the Class A amplifier as the current source load inverter, let us include the influence of the load.

The modified small-signal model:



The small-signal voltage gain is:

$$\frac{v_{out}}{v_{in}} = \frac{-g_{m1}}{g_{ds1} + g_{ds2} + G_L}$$

The small-signal frequency response includes:

A zero at

$$z = \frac{g_{m1}}{C_{gd1}}$$

and a pole at

$$p = \frac{-(g_{ds1} + g_{ds2} + G_L)}{C_{gd1} + C_{gd2} + C_{bd1} + C_{bd2} + C_L}$$

CMOS Analog Circuit Design

© P.E. Allen - 2002

Page 5.5-5

Chapter 5 – Section 5 (4/22/02)

Example 5.5-1 - Design of a Simple Class-A Output Stage

Use Table 3.1-2 to design the *W/L* ratios of M1 and M2 so that a voltage swing of $\pm 2V$ and a slew rate of $\approx 1 \text{ V/}\infty\text{s}$ is achieved if $R_L = 20 \text{ k}\Omega$ and $C_L = 1000 \text{ pF}$. Assume $V_{DD} = |V_{SS}| = 3V$ and $V_{GG2} = 0V$. Let $L = 2 \propto \text{m}$ and assume that $C_{gd1} = 100\text{ fF}$.

<u>Solution</u>

Let us first consider the effects of R_L and C_L .

$$i_{OUT}(\text{peak}) = \pm 2V/20 \text{k}\Omega = \pm 100 \mu\text{A}$$
 and $C_L \cdot SR = 10^{-9} \cdot 10^6 = 1000 \mu\text{A}$

Since the slew rate current is so much larger than the current needed to meet the voltage specification across R_L , we can safely assume that all of the current supplied by the inverter is available to charge C_L .

Using a value of ± 1 mA,

$$\frac{W_1}{L_1} = \frac{2(I_{OUT} + I_Q)}{K_N'(V_{DD} + |V_{SS}| - V_{TN})^2} = \frac{4000}{110 \cdot (5.3)^2} \approx \frac{3\mu m}{2\mu m}$$

and

$$\frac{W_2}{L_2} = \frac{2I_{OUT}^+}{K_P'(V_{DD} - V_{GG2} - |V_{TP}|)^2} = \frac{2000}{50 \cdot (2.3)^2} \approx \frac{15\mu \text{m}}{2\mu \text{m}}$$

The small-signal performance is $A_v = -8.21 \text{ V/V}$ (includes $R_L = 20 \text{k}\Omega$) and $r_{out} = 50 \text{k}\Omega$ The roots are, zero = $g_{m1}/C_{gd1} \Rightarrow .59 \text{GHz}$ and pole = $1/[(R_L || r_{out})C_L)] \Rightarrow -11.14 \text{kHz}$

CMOS Analog Circuit Design

The linearity of an amplifier can be characterized by its influence on a pure sinusoidal input signal.

Assume the input is,

 $V_{in}(\omega) = V_p \sin(\omega t)$

The output of an amplifier with distortion will be

 $V_{out}(\omega) = a_1 V_p \sin(\omega t) + a_2 V_p \sin(2\omega t) + \cdots + a_n V_p \sin(n\omega t)$

Harmonic distortion (HD) for the *i*th harmonic can be defined as the ratio of the magnitude of the *i*th harmonic to the magnitude of the fundamental.

For example, second-harmonic distortion would be given as

$$HD_2 = \frac{a_2}{a_1}$$

Total harmonic distortion (THD) is defined as the square root of the ratio of the sum of all of the second and higher harmonics to the magnitude of the first or fundamental harmonic. Thus, *THD* can be expressed as

$$THD = \frac{[a_2^2 + a_3^2 + \dots + a_n^2]^{1/2}}{a_1}$$

The distortion of the class A amplifier is good for small signals and becomes poor at maximum output swings because of the nonlinearity of the voltage transfer curve for large-signal swing

© P.E. Allen - 2002

Chapter 5 - Section 5 (4/22/02)
Class-A Source Follower
N-Channel Source Follower
with current sink bias:

$$Voltage transfer curve:$$

 $Voltage transfer curve:$
 $Voltage transfer$

Output Voltage Swing of the Follower

The previous results do not include the bulk effect on V_{T1} of V_{GS1} . Therefore,

$$V_{T1} = V_{T01} + \gamma [\sqrt{2|\phi_F|} - v_{BS} - \sqrt{2|\phi_F|}] \approx V_{T01} + \gamma \sqrt{v_{SB}} = V_{T01} + \gamma_1 \sqrt{v_{OUT}(\max)} - V_{SS}$$

$$\therefore \quad v_{OUT}(\max) - V_{SS} \approx V_{DD} - V_{SS} - V_{ON1} - V_{T1} = V_{DD} - V_{SS} - V_{T01} - \gamma_1 \sqrt{v_{OUT}(\max)} - V_{SS}$$

Define $v_{OUT}(\max) - V_{SS} = v_{OUT}$ '(max)

which gives the quadratic,

$$v_{OUT}'(\max) + \gamma_1 \sqrt{v_{OUT}'(\max)} - (V_{DD} - V_{SS} - V_{ON1} - V_{T01}) = 0$$

Solving the quadratic gives,

$$v_{OUT}'(\max) \approx \frac{\gamma_1^2}{4} - \frac{\gamma_1}{2} \sqrt{\gamma_1^2 + 4(V_{DD} - V_{SS} - V_{ON1} - V_{T01})} + \frac{\gamma_1^2 + 4(V_{DD} - V_{SS} - V_{ON1} - V_{T01})}{4}$$

If $V_{DD} = 2.5$ V, $\gamma_N = 0.4$ V^{1/2}, $V_{TN1} = 0.7$ V, and $V_{ON1} = 0.2$ V, then v_{OUT} '(max) = 3.661V and

$$v_{OUT}(\max) = 3.661 - 2.5 = 0.8661 \text{V}$$

CMOS Analog Circuit Design

© P.E. Allen - 2002

Page 5.5-9

Chapter 5 – Section 5 (4/22/02)

Maximum Sourcing and Sinking Currents for the Source Follower

Maximum Sourcing Current (into a short circuit): We assume that the transistors are in saturation and $V_{DD} = -V_{SS} = 2.5$ V, thus

$$I_{OUT}(\text{sourcing}) = \frac{K'_1 W_1}{2L_1} [V_{DD} - v_{OUT} - V_{T1}]^2 - I_Q$$

where v_{IN} is assumed to be equal to V_{DD} .

If $W_1/L_1 = 10$ and if $v_{OUT} = 0$ V, then

 $V_{T1} = 1.08 \text{V} \Rightarrow I_{OUT}$ equal to 1.11 mA.

However, as v_{OUT} increases above 0V, the current rapidly decreases.

Maximum Sinking Current:

For the current sink load, the sinking current is whatever the sink is biased to provide. $I_{OUT}(\text{sinking}) = I_{Q}$





Comments:

- Maximum efficiency occurs for the minimum value of R_L which gives maximum swing.
- Other values of R_L result in less efficiency (and smaller signal swings before clipping)
- We have ignored the fact that the dynamic Q point cannot travel along the full length of the load line because of minimum and maximum voltage limits.

CMOS Analog Circuit Design

Chapter 5 – Section 5 (4/22/02)

© P.E. Allen - 2002

Page 5.5-11

Small Signal Performance of the Source Follower
Small-signal model:

$$\begin{array}{c}
 & + & V_{gs1} \\
 & & & V_{gs1$$

Small Signal Performance of the Source Follower - Continued

The output resistance is:

$$R_{out} = \frac{1}{g_{m1} + g_{mbs1} + g_{ds1} + g_{ds2} + G_L}$$

For the current sink load follower:

 $R_{out} = 830\Omega$

The frequency response of the source follower:

$$\frac{V_{\text{out}}(s)}{V_{\text{in}}(s)} = \frac{(g_{m1} + sC_1)}{g_{ds1} + g_{ds2} + g_{m1} + g_{mbs1} + G_L + s(C_1 + C_2)}$$

where

 $C_{1} = \text{capacitances connected between the input and output} \approx C_{GS1}$ $C_{2} = C_{bs1} + C_{bd2} + C_{gd2} \text{(or } C_{gs2}) + C_{L}$ $z = -\frac{g_{m1}}{C_{1}} \qquad \text{and} \qquad p \approx -\frac{g_{m1} + G_{L}}{C_{1} + C_{2}}$

The presence of a LHP zero leads to the possibility that in most cases the pole and zero will provide some degree of cancellation leading to a broadband response.

CMOS Analog Circuit Design

Chapter 5 – Section 5 (4/22/02)

CMOS Analog Circuit Design

© P.E. Allen - 2002

Page 5.5-13

Push-Pull Source Follower
Can both sink and source
current and provide a slightly
lower output resistance.
Efficiency:
Depends on how the
transistors are biased.
• Class B - one transistor
has current flow for only 180° of the sinusoid (half period)

$$\therefore \text{ Efficiency} = \frac{P_{RL}}{P_{VDD}} = \frac{\frac{VOUT(\text{peak})^2}{(V_{DD} - V_{SS})(\frac{1}{2})(\frac{2VOUT(\text{peak})}{\pi R_L})}{(V_{DD} - V_{SS})(\frac{1}{2})(\frac{2VOUT(\text{peak})}{\pi R_L})} = \frac{\pi}{2} \frac{VOUT(\text{peak})}{V_{DD} - V_{SS}}$$
• Class AB - each transistor has current flow for more than 180° of the sinusoid.

Maximum efficiency is between 25% and 78.5%





CMOS Analog Circuit Design

© P.E. Allen - 2002

Push-Pull, Common Source Amplifiers

Similar to the class A but can operate as class B providing higher efficiency.



Comments:

- The batteries V_{TR1} and V_{TR2} are necessary to control the bias current in M1 and M2.
- The efficiency is the same as the push-pull, source follower.

CMOS Analog Circuit Design

© P.E. Allen - 2002

Page 5.5-17

Chapter 5 – Section 5 (4/22/02)

Practical Implementation of the Push-Pull, Common Source Amplifier



 V_{GG3} and V_{GG4} can be used to bias this amplifier in class AB or class B operation. Note, that the bias current in M6 and M8 is not dependent upon V_{DD} or V_{SS} (assuming V_{GG3} and V_{GG4} are not dependent on V_{DD} and V_{SS}).

Illustration of Class B and Class AB Push-Pull, Inverting Amplifier

Output current and voltage characteristics of the push-pull, inverting amplifier (R_L = $1k\Omega$):



Comments:

- Note that there is significant distortion at $v_{IN} = 0V$ for the Class B inverter
- Note that v_{OUT} cannot reach the extreme values of V_{DD} and V_{SS}
- I_{OUT} +(max) and I_{OUT} (max) is always less than V_{DD}/R_L or V_{SS}/R_L
- For $v_{OUT} = 0V$, there is quiescent current flowing in M1 and M2 for Class AB



- Can use either substrate or lateral BJTs.
- Small-signal output resistance is $1/g_m$ which can easily be less than 100Ω .
- Unfortunately, only PNP or NPN BJTs are available but not both on a standard CMOS technology.
- In order for the BJT to sink (or source) large currents, the base current, i_B , must be large. Providing large currents as the voltage gets to extreme values is difficult for MOSFET circuits to accomplish.
- If one considers the MOSFET driver, the emitter can only pull to within $v_{BE}+V_{ON}$ of the power supply rails. This value can be 1V or more.

We will consider the BJT as an output stage in more detail in Sec. 7.1.



$$R_{out} = \frac{r_{ds1} || r_{ds2}}{1 + \text{Loop Gain}}$$

Comments:

- Can achieve output resistances as low as 10Ω .
- If the error amplifiers are not balanced, it is difficult to control the quiescent current in M1 and M2
- Great linearity because of the strong feedback
- Can be efficient if operated in class B or class AB

CMOS Analog Circuit Design

© P.E. Allen - 2002

Page 5.5-21

Chapter 5 – Section 5 (4/22/02)

Simple Implementation of Neg., Shunt Feedback to Reduce the Output Resistance



Quasi-complementary connections are used to improve the performance of the NMOS or PMOS transistor.

Composite connections:



Summary of Output Amplifiers

- The objectives are to provide output power in form of voltage and/or current.
- In addition, the output amplifier should be linear and be efficient.
- Low output resistance is required to provide power efficiently to a small load resistance.
- High source/sink currents are required to provide sufficient output voltage rate due to large load capacitances.
- Types of output amplifiers considered:

Class A amplifier Source follower Class B and AB amplifier Use of BJTs Negative shunt feedback

High-Gain Amplifiers used in Negative Feedback Circuits

Consider the general, single-loop, negative feedback circuit:



Types of Amplifers	Voltage- controlled, current-source	Voltage- controlled, voltage-source	Current- controlled, current-source	Current- controlled, voltage-source
x_i variable*	Voltage	Voltage	Current	Current
x_o variable	Current	Voltage	Current	Voltage
Desired R_i	Large	Large	Small	Small
Desired R_0	Large	Small	Large	Small

* The x_i , x_s , and x_f must all be the same type of variable, voltage or current.





SECTION 5.7 - SUMMARY

This chapter presented the following subjects:

5.1 Inverting Amplifiers

Class A (diode load and current sink/source load)

Class AB of B (push-pull)

5.2 Differential Amplifiers

Need good common mode rejection

An excellent input stage for integrated circuit amplifiers

5.3 Cascode Amplifiers

Useful for controlling the poles of an amplifier

5.4 Current Amplifiers

Good for low power supplies

5.5 Output Amplifiers

Minimize the output resistance

Maximize the current sinking/sourcing capability

5.6 High-Gain Architectures

Possible block-level implementations using the blocks of this chapter.

CMOS Analog Circuit Design

© P.E. Allen - 2002