

• Compensation:

Necessary to keep the op amp stable when resistive negative feedback is applied.

Ideal Op Amp

Symbol:



Null port:

If the differential gain of the op amp is large enough then input terminal pair becomes a null port.

A null port is a pair of terminals where the voltage is zero and the current is zero.

I.e.,

$$v_1 - v_2 = v_i = 0$$

and

 $i_1 = 0$ and $i_2 = 0$

Therefore, ideal op amps can be analyzed by assuming the differential input voltage is zero and that no current flows into or out of the differential inputs.

CMOS Analog Circuit Design

© P.E. Allen - 2003

Page 6.1-3

Chapter 6 – Section 1 (2/25/03)

General Configuration of the Op Amp as a Voltage Amplifier



Noniverting voltage amplifier:

$$v_{inn} = 0 \qquad \Rightarrow \qquad v_{out} = \left(\frac{R_1 + R_2}{R_1}\right) v_{inp}$$

Inverting voltage amplifier:

$$v_{inp} = 0 \qquad \Rightarrow \qquad v_{out} = -\left(\frac{R_2}{R_1}\right)v_{inn}$$

CMOS Analog Circuit Design

The circuit shown below is an inverting voltage amplifier using an op amp. Find the voltage transfer function, v_{out}/v_{in} .



Solution

If $A_v \rightarrow \infty$, then $v_i \rightarrow 0$ because of the negative feedback path through R_2 .

(The op amp with -fb. makes its input terminal voltages equal.)

$$v_i = 0$$
 and $i_i = 0$

Note that the null port becomes the familiar *virtual ground* if one of the op amp input terminals is on ground. If this is the case, then we can write that

$$i_1 = \frac{v_{in}}{R_1}$$
 and $i_2 = \frac{v_{out}}{R_2}$

Since, $i_i = 0$, then $i_1 + i_2 = 0$ giving the desired result as

CMOS Analog Circuit Design

© P.E. Allen - 2003

Page 6.1-5

 $\frac{v_{out}}{v_{in}} = -\frac{R_2}{R_1}.$

Chapter 6 – Section 1 (2/25/03)

Linear and Static Characterization of the Op Amp

A model for a nonideal op amp that includes some of the linear, static nonidealities:



where

 R_{id} = differential input resistance

 C_{id} = differential input capacitance

$$R_{icm}$$
 = common mode input resistance

 V_{OS} = input-offset voltage

 I_{B1} and I_{B2} = differential input-bias currents

$$I_{OS}$$
 = input-offset current ($I_{OS} = I_{B1} - I_{B2}$)

$$e_n^2$$
 = voltage-noise spectral density (mean-square volts/Hertz)

 i_n^2 = current-noise spectral density (mean-square amps/Hertz)

Linear and Dynamic Characteristics of the Op Amp

Differential and common-mode frequency response:

$$V_{out}(s) = A_{v}(s)[V_{1}(s) - V_{2}(s)] \pm A_{c}(s) \left(\frac{V_{1}(s) + V_{2}(s)}{2}\right)$$

Differential-frequency response:

$$A_{\nu}(s) = \frac{A_{\nu 0}}{\left(\frac{s}{p_1} - 1\right)\left(\frac{s}{p_2} - 1\right)\left(\frac{s}{p_3} - 1\right)\cdots} = \frac{A_{\nu 0} p_1 p_2 p_3 \cdots}{(s - p_1)(s - p_2)(s - p_3)\cdots}$$

where p_1, p_2, p_3, \cdots are the poles of the differential-frequency response (ignoring zeros).



Chapter 6 - Section 1 (2/25/03)

Other Characteristics of the Op Amp

Power supply rejection ratio (PSRR):

$$PSRR = \frac{\Delta V_{DD}}{\Delta V_{OUT}} A_v(s) = \frac{V_o/V_{in} (V_{dd} = 0)}{V_o/V_{dd} (V_{in} = 0)}$$

Input common mode range (ICMR):

ICMR = the voltage range over which the input common-mode signal can vary without influence the differential performance

Slew rate (SR):

SR = output voltage rate limit of the op amp Settling time (T_s) :



Page 6.1-7





Classification of CMOS Op Amps

Categorization of op amps:



Two-Stage CMOS Op Amp

Classical two-stage CMOS op amp broken into voltage-to-current and current-to-voltage stages:





Design of CMOS Op Amps

Steps:

1.) Choosing or creating the basic structure of the op amp.

This step is results in a schematic showing the transistors and their interconnections. This diagram does not change throughout the remainder of the design unless the specifications cannot be met, then a new or modified structure must be developed.

2.) Selection of the dc currents and transistor sizes.

Most of the effort of design is in this category.

Simulators are used to aid the designer in this phase. The general performance of the circuit should be known a priori.

3.) Physical implementation of the design.

Layout of the transistors

Floorplanning the connections, pin-outs, power supply buses and grounds Extraction of the physical parasitics and resimulation

Verification that the layout is a physical representation of the circuit.

- 4.) Fabrication
- 5.) Measurement

Verification of the specifications

Modification of the design as necessary

Boundary conditions:

- 1. Process specification (V_T , K', C_{ox} , etc.)
- 2. Supply voltage and range
- 3. Supply current and range
- 4. Operating temperature and range

Requirements:

- 1. Gain
- 2. Gain bandwidth
- 3. Settling time
- 4. Slew rate
- 5. Common-mode input range, ICMR
- 6. Common-mode rejection ratio, CMRR
- 7. Power-supply rejection ratio, PSRR
- 8. Output-voltage swing
- 9. Output resistance
- 10. Offset
- 11. Noise
- 12. Layout area

CMOS Analog Circuit Design

Chapter 6 – Section 1 (2/25/03)

Page 6.1-13

© P.E. Allen - 2003

Specifications for a Typical Unbuffered CMOS Op Amp

Boundary Conditions	Requirement
Process Specification	See Tables 3.1-1 and 3.1-2
Supply Voltage	±2.5 V ±10%
Supply Current	100 µA
Temperature Range	0 to 70°C
Specifications	Value
Gain	≥ 70 dB
Gainbandwidth	$\geq 5 \text{ MHz}$
Settling Time	$\leq 1 \ \mu \text{sec}$
Slew Rate	\geq 5 V/µsec
Input <i>CMR</i>	≥ ±1.5 V
CMRR	$\geq 60 \text{ dB}$
PSRR	$\geq 60 \text{ dB}$
Output Swing	≥ ±1.5 V
Output Resistance	N/A, capacitive load only
Offset	$\leq \pm 10 \text{ mV}$
Noise	≤ 100nV/√Hz at 1KHz
Layout Area	\leq 10,000 min. channel length ²

Some Practical Thoughts on Op Amp Design

- 1.) Decide upon a suitable topology.
 - Experience is a great help
 - The topology should be the one capable of meeting most of the specifications
 - Try to avoid "inventing" a new topology but start with an existing topology
- 2.) Determine the type of compensation needed to meet the specifications.
 - Consider the load and stability requirements
 - Use some form of Miller compensation or a self-compensated approach (shown later)
- 3.) Design dc currents and device sizes for proper dc, ac, and transient performance.
 - This begins with hand calculations based upon approximate design equations.
 - Compensation components are also sized in this step of the procedure.
 - After each device is sized by hand, a circuit simulator is used to fine tune the design to basic steps of design:

Two basic steps of design:

- 1.) "First-cut" this step is to use hand calculations to propose a design that has potential of satisfying the specifications. Design robustness is developed in this step.
- 2.) Optimization this step uses the computer to refine and optimize the design.

CMOS Analog Circuit Design

© P.E. Allen - 2003

Page 6.3-1

Chapter 6 – Section 3 (2/25/03)

SECTION 6.2 - COMPENSATION OF OP AMPS

Compensation

Objective

Objective of compensation is to achieve stable operation when negative feedback is applied around the op amp.

Types of Compensation

- 1. Miller Use of a capacitor feeding back around a high-gain, inverting stage.
 - Miller capacitor only
 - Miller capacitor with an unity-gain buffer to block the forward path through the compensation capacitor. Can eliminate the RHP zero.
 - Miller with a nulling resistor. Similar to Miller but with an added series resistance to gain control over the RHP zero.
- 2. Self compensating Load capacitor compensates the op amp (later).
- 3. Feedforward Bypassing a positive gain amplifier resulting in phase lead. Gain can be less than unity.



Illustration of the Stability Requirement using Bode Plots



CMOS Analog Circuit Design

Consider the step response of second-order system which closely models the closed-loop gain of the op amp.



Note that this model neglects the base-collector and gate-drain capacitances for purpose of simplification.

Uncompensated Frequency Response of Two-Stage Op Amps - Continued

For the MOS two-stage op amp:

1

$$R_{1} \approx \frac{1}{gm3} \|r_{ds3}\|r_{ds3}\| = \frac{1}{gm3}$$

$$R_{2} = r_{ds2} \|r_{ds4}$$
and
$$R_{3} = r_{ds6} \|r_{ds7}$$

$$C_{1} = C_{gs3} + C_{ga4} + C_{bd1} + C_{bd3}$$

$$C_{2} = C_{gs6} + C_{bd2} + C_{bd4}$$
and
$$C_{3} = C_{L} + C_{bd6} + C_{bd7}$$
For the BJT two-stage op amp:
$$R_{1} = \frac{1}{gm3} \|r_{\pi3}\|r_{\pi4}\|r_{\sigma4}\|r_{\sigma3} = \frac{1}{gm3}$$

$$R_{2} = r_{\pi6} \|r_{\sigma2}\|r_{\sigma4} \approx r_{\pi6}$$
and
$$R_{3} = r_{\sigma6} \|r_{\sigma7}$$

$$C_{1} = C_{\pi3} + C_{\pi4} + C_{cs1} + C_{cs3}$$

$$C_{2} = C_{\pi6} + C_{cs2} + C_{cs4}$$
and
$$C_{3} = C_{L} + C_{cs6} + C_{cs7}$$
Assuming the pole due to C_{1} is much greater than the poles due to C_{2} and
$$C_{3} = C_{L} + C_{cs6} + C_{cs7}$$
Assuming the pole due to C_{1} is much greater than the poles due to C_{2} and
$$C_{3} = C_{L} + C_{cs6} + C_{cs7}$$
The locations for the two poles are given by the following equations
$$p'_{1} = \frac{-1}{R_{1}C_{1}}$$
and
$$p'_{2} = \frac{-1}{R_{1}C_{1}}$$
where $R_{1}(R_{r})$ is the resistance to ground seen from the output of the first (second) stage and
$$C_{I}(C_{11})$$
is the capacitance to ground seen from the output of the first (second) stage.
$$CMOS \text{ Avadog Circuit Design}$$

$$O P.E. Allen - 2003$$
Chapter 6-Section 3 (2250)
Page 6.3.7

Incompensated Frequency Response of an Op Amp
$$A_{vel}(0) dB$$

$$P_{nase Shift}$$

$$\frac{3}{p_{1}} \frac{1}{p_{1}} \frac{1}{p_{2}} \frac{1}{p$$

Note that the phase margin is much less than 45° .

Therefore, the op amp must be compensated before using it in a closed-loop configuration.







General Two-Stage Frequency Response Analysis



Summary of Results for Miller Compensation of the Two-Stage Op Amp

There are three roots of importance:

1.) Right-half plane zero:

$$z_1 = \frac{g_{mII}}{C_c} = \frac{g_{m6}}{C_c}$$

This root is very undesirable- it boosts the magnitude while decreasing the phase. 2.) Dominant left-half plane pole (the Miller pole):

$$p_1 \approx \frac{-1}{g_{mII}R_IR_{II}C_c} = \frac{-(g_{ds2}+g_{ds4})(g_{ds6}+g_{ds7})}{g_{m6}C_c}$$

This root accomplishes the desired compensation.

3.) Left-half plane output pole:

$$p_2 \approx \frac{-g_{mII}}{C_{II}} \approx \frac{-g_{m6}}{C_L}$$

This pole must be \geq unity-gainbandwidth or the phase margin will not be satisfied. Root locus plot of the Miller compensation:



CMOS Analog Circuit Design







CMOS Analog Circuit Design

Influence of the Mirror Pole

Up to this point, we have neglected the influence of the pole, p_3 , associated with the current mirror of the input stage. A small-signal model for the input stage that includes C_3 is shown below:



The transfer function from the input to the output voltage of the first stage, $V_{o1}(s)$, can be written as

$$\frac{V_{o1}(s)}{V_{in}(s)} = \frac{-g_{m1}}{2(g_{ds2}+g_{ds4})} \left[\frac{g_{m3}+g_{ds1}+g_{ds3}}{g_{m3}+g_{ds1}+g_{ds3}+sC_3} + 1 \right] \approx \frac{-g_{m1}}{2(g_{ds2}+g_{ds4})} \left[\frac{sC_3+2g_{m3}}{sC_3+g_{m3}} \right]$$

We see that there is a pole and a zero given as

$$p_3 = -\frac{g_{m3}}{C_3}$$
 and $z_3 = -\frac{2g_{m3}}{C_3}$

Influence of the Mirror Pole – Continued

Fortunately, the presence of the zero tends to negate the effect of the pole. Generally, the pole and zero due to C_3 is greater than *GB* and will have very little influence on the stability of the two-stage op amp.



CMOS Analog Circuit Design

Summary of the Conditions for Stability of the Two-Stage Op Amp

• Unity-gainbandwith is given as:

$$GB = A_{v}(0) \cdot |p_{1}| = (g_{mI}g_{mII}R_{I}R_{I}R_{I}) \cdot \left(\frac{1}{g_{mII}R_{I}R_{II}C_{c}}\right) = \frac{g_{mI}}{C_{c}} = (g_{m1}g_{m2}R_{1}R_{2}) \cdot \left(\frac{1}{g_{m2}R_{1}R_{2}C_{c}}\right) = \frac{g_{m1}}{C_{c}}$$

• The requirement for 45° phase margin is:

$$\pm 180^{\circ} - \operatorname{Arg}[AF] = \pm 180^{\circ} - \tan^{-1}\left(\frac{\omega}{|p_{1}|}\right) - \tan^{-1}\left(\frac{\omega}{|p_{2}|}\right) - \tan^{-1}\left(\frac{\omega}{z}\right) = 45^{\circ}$$
Let $\omega = GB$ and assume that $z \ge 10GB$, therefore we get,

$$\pm 180^{\circ} - \tan^{-1}\left(\frac{GB}{|p_{1}|}\right) - \tan^{-1}\left(\frac{GB}{|p_{2}|}\right) - \tan^{-1}\left(\frac{GB}{z}\right) = 45^{\circ}$$

$$135^{\circ} \approx \tan^{-1}(A_{V}(0)) + \tan^{-1}\left(\frac{GB}{|p_{2}|}\right) + \tan^{-1}(0.1) = 90^{\circ} + \tan^{-1}\left(\frac{GB}{|p_{2}|}\right) + 5.7^{\circ}$$

$$39.3^{\circ} \approx \tan^{-1}\left(\frac{GB}{|p_{2}|}\right) \Rightarrow \frac{GB}{|p_{2}|} = 0.818 \Rightarrow \boxed{|p_{2}| \ge 1.22GB}$$
• The requirement for 60° phase margin:

$$\boxed{|p_{2}| \ge 2.2GB \text{ if } z \ge 10GB}$$
• If 60° phase margin is required, then the following relationships apply:

$$\frac{gm6}{C_{c}} > \frac{10gm1}{C_{c}} \Rightarrow \boxed{gm6 > 10gm1} \text{ and } \frac{gm6}{C_{2}} > \frac{2.2gm1}{C_{c}} \Rightarrow \boxed{C_{c} > 0.22C_{2}}$$

$$CMOS Analog Circuit Design \qquad \bigcirc P.E. Allen - 2003$$

Controlling the Right-Half Plane Zero

Why is the RHP zero a problem?

Because it boosts the magnitude but lags the phase - the worst possible combination for stability.



Solution of the problem:

If a zero is caused by two paths to the output, then eliminate one of the paths.



Chapter 6 – Section 3 (2/25/03)

Use of Buffer with Finite Output Resistance to Eliminate the RHP Zero

Assume that the unity-gain buffer has an output resistance of R_{o} . Model:



It can be shown that if the output resistance of the buffer amplifier, R_0 , is not neglected that another pole occurs at,

$$p_4 \cong \frac{-1}{R_o[C_I C_c / (C_I + C_c)]}$$

and a LHP zero at

$$z_2 \cong \frac{-1}{R_o C_c}$$

Closer examination shows that if a resistor, called a *nulling resistor*, is placed in series with C_c that the RHP zero can be eliminated or moved to the LHP.



Nodal equations:

$$g_{mI}V_{in} + \frac{V_I}{R_I} + sC_IV_I + \left(\frac{sC_c}{1 + sC_cR_z}\right)(V_I - V_{out}) = 0$$

$$g_{mII}V_I + \frac{V_o}{R_{II}} + sC_{II}V_{out} + \left(\frac{sC_c}{1 + sC_cR_z}\right)(V_{out} - V_I) = 0$$

Solution:

$$\frac{V_{out}(s)}{V_{in}(s)} = \frac{a\{1 - s[(C_c/g_{mII}) - R_zC_c]\}}{1 + bs + cs^2 + ds^3}$$

where

 $\begin{aligned} &a = g_{mI}g_{mII}R_{I}R_{II} \\ &b = (C_{II} + C_{c})R_{II} + (C_{I} + C_{c})R_{I} + g_{mII}R_{I}R_{II}C_{c} + R_{z}C_{c} \\ &c = [R_{I}R_{II}(C_{I}C_{II} + C_{c}C_{I} + C_{c}C_{II}) + R_{z}C_{c}(R_{I}C_{I} + R_{II}C_{II})] \\ &d = R_{I}R_{II}R_{z}C_{I}C_{II}C_{c} \end{aligned}$

[†] W,J. Parrish, "An Ion Implanted CMOS Amplifier for High Performance Active Filters", Ph.D. Dissertation, 1976, Univ. of CA., Santa Barbara.
 CMOS Analog Circuit Design © P.E. Allen - 2003

Chapter 6 - Section 3 (2/25/03)

Page 6.3-21

Use of Nulling Resistor to Eliminate the RHP - Continued

If R_z is assumed to be less than R_I or R_{II} and the poles widely spaced, then the roots of the above transfer function can be approximated as

$$p_{1} \approx \frac{-1}{(1 + g_{mII}R_{II})R_{I}C_{c}} \approx \frac{-1}{g_{mII}R_{II}R_{I}C_{c}}$$

$$p_{2} \approx \frac{-g_{mII}C_{c}}{C_{I}C_{II} + C_{c}C_{I} + C_{c}C_{II}} \approx \frac{-g_{mII}}{C_{II}}$$

$$p_{4} = \frac{-1}{R_{z}C_{I}}$$

and

$$z_1 = \frac{1}{C_c(1/g_{mII} - R_z)}$$

Note that the zero can be placed anywhere on the real axis.

Conceptual Illustration of the Nulling Resistor Approach



The output voltage, V_{out} , can be written as

$$V_{out} = \frac{-g_{m6}R_{II}\left(R_{z} + \frac{1}{sC_{c}}\right)}{R_{II} + R_{z} + \frac{1}{sC_{c}}}V' + \frac{R_{II}}{R_{II} + R_{z} + \frac{1}{sC_{c}}}V'' = \frac{-R_{II}\left[g_{m6}R_{z} + \frac{g_{m6}}{sC_{c}} - 1\right]}{R_{II} + R_{z} + \frac{1}{sC_{c}}}V$$

when V = V' = V''.

Setting the numerator equal to zero and assuming $g_{m6} = g_{mII}$ gives,

$$z_1 = \frac{1}{C_c(1/g_{mII} - R_z)}$$

CMOS Analog Circuit Design

© P.E. Allen - 2003

Page 6.3-23

Chapter 6 – Section 3 (2/25/03)

A Design Procedure that Allows the RHP Zero to Cancel the Output Pole, p₂

We desire that $z_1 = p_2$ in terms of the previous notation. Therefore,

$$\frac{1}{C_c(1/g_{mII} - R_z)} = \frac{-g_{mII}}{C_{II}} \xrightarrow{P4} -p_2 \xrightarrow{-p_1} \xrightarrow{j\omega} \sigma$$

e value of R_z can be found as $-p_4 -p_2 \xrightarrow{-p_1} \xrightarrow{-p_1} \xrightarrow{z_1} Fig. 430-06$

The

$$R_z = \left(\frac{C_c + C_{II}}{C_c}\right) (1/g_{mII})$$

With p_2 canceled, the remaining roots are p_1 and p_4 (the pole due to R_z). For unity-gain stability, all that is required is that

$$|p_4| > A_v(0)|p_1| = \frac{A_v(0)}{g_{mII}R_{II}R_IC_c} = \frac{g_{mI}}{C_c}$$

and

 $(1/R_z C_I) > (g_{mI}/C_c) = GB$ Substituting R_z into the above inequality and assuming $C_{II} >> C_c$ results in

$$C_c > \sqrt{\frac{g_{mI}}{g_{mII}}C_I C_{II}}$$

This procedure gives excellent stability for a fixed value of $C_{II} (\approx C_L)$.

Unfortunately, as C_L changes, p_2 changes and the zero must be readjusted to cancel p_2 .

The magnitude of the output pole, p_2 , can be increased by introducing gain in the Miller capacitor feedback path. For example,



$$\frac{v_{out}}{I_{in}} = \left(\frac{-g_{m6}}{G_1 G_2}\right) \left[\frac{(1+g_{m8})}{1+s\left[\frac{C_c}{g_{m8}} + \frac{C_2}{G_2} + \frac{C_c}{G_2} + \frac{g_{m6}C_c}{G_1 G_2}\right] + s^2\left(\frac{C_c C_2}{g_{m8} G_2}\right)}\right]$$

Using the approximate method of solving for the roots of the denominator gives

$$p_1 = \frac{-1}{\frac{C_c}{g_{m8}} + \frac{C_c}{G_2} + \frac{C_2}{G_2} + \frac{g_{m6}C_c}{G_1G_2}} \approx \frac{-0}{g_{m6}r_{ds}^2C_c}$$

and

$$p_2 \approx \frac{\frac{g_{m6}r_{ds}^2 C_c}{6}}{\frac{C_c C_2}{g_{m8} G_2}} = \frac{g_{m8}r_{ds}^2 G_2}{6} \left(\frac{g_{m6}}{C_2}\right) = \left(\frac{g_{m8}r_{ds}}{3}\right) |p_2'|$$

where all the various channel resistance have been assumed to equal r_{ds} and p_2 ' is the output pole for normal Miller compensation.

Result:

Dominant pole is approximately the same and the output pole is increased by $\approx g_m r_{ds}$.

Increasing the Magnitude of the Output Pole - Continued

In addition there is a LHP zero at $-g_{m8}/sC_c$ and a RHP zero due to C_{gd6} (shown dashed in the model on Page 6.2-20) at g_{m6}/C_{gd6} .



Identification of Poles from a Schematic

1.) Most poles are equal to the reciprocal product of the resistance from a node to ground and the capacitance connected to that node.

- 2.) Exceptions (generally due to feedback):
 - a.) Negative feedback:





Feedforward Compensation

Use two parallel paths to achieve a LHP zero for lead compensation purposes.



To use the LHP zero for compensation, a compromise must be observed.

- Placing the zero below *GB* will lead to boosting of the loop gain that could deteriorate the phase margin.
- Placing the zero above *GB* will have less influence on the leading phase caused by the zero.

Note that a source follower is a good candidate for the use of feedforward compensation.

© P.E. Allen - 2003

Page 6.3-31

Chapter 6 - Section 3 (2/25/03)

Self-Compensated Op Amps

Self compensation occurs when the load capacitor is the compensation capacitor (can never be unstable for resistive feedback)



CMOS Analog Circuit Design

Slew Rate of a Two-Stage CMOS Op Amp

Remember that slew rate occurs when currents flowing in a capacitor become limited and is given as



SECTION 6.3 - TWO-STAGE OP AMP DESIGN





Notation:

$$S_i = \frac{W_i}{L_i} = W/L$$
 of the ith transistor

DC Balance Conditions for the Two-Stage Op Amp

For best performance, keep all transistors in saturation.

M4 is the only transistor that cannot be forced into saturation by internal connections or external voltages.

Therefore, we develop conditions to force M4 to be in saturation.

1.) First assume that $V_{SG4} = V_{SG6}$. This will $_{+}$ cause "proper mirroring" in the M3-M4 mirror. Also, the gate and drain of M4 are at the same potential so that M4 is "guaranteed" to be in saturation.

- 2.) If $V_{SG4} = V_{SG6}$, then $I_6 = \left(\frac{S_6}{S_4}\right)I_4$
- 3.) However, $I_7 = \left(\frac{S_7}{S_5}\right)I_5 = \left(\frac{S_7}{S_5}\right)(2I_4)$



5.) So if the balance conditions are satisfied, then $V_{DG4} = 0$ and M4 is saturated.

CMOS Analog Circuit Design

Page 6.3-35

Chapter 6 – Section 3 (2/25/03)

Design Relationships for the Two-Stage Op Amp

Slew rate $SR = \frac{I_5}{C_c}$ (Assuming $I_7 >> I_5$ and $C_L > C_c$) First-stage gain $A_{v1} = \frac{g_{m1}}{g_{ds2} + g_{ds4}} = \frac{2g_{m1}}{I_5(\lambda_2 + \lambda_4)}$ Second-stage gain $A_{v2} = \frac{g_{m6}}{g_{ds6} + g_{ds7}} = \frac{g_{m6}}{I_6(\lambda_6 + \lambda_7)}$ Gain-bandwidth $GB = \frac{g_{m1}}{C_c}$ Output pole $p_2 = \frac{-g_{m6}}{C_L}$ RHP zero $z_1 = \frac{g_{m6}}{C_c}$ 60° phase margin requires that $g_{m6} = 2.2g_{m2}(C_L/C_c)$ if all other roots are $\ge 10GB$. Positive ICMR $V_{in(max)} = V_{DD} - \sqrt{\frac{I_5}{\beta_3} - |V_{T03}|_{(max)} + V_{T1(min)})}$ Negative ICMR $V_{in(min)} = V_{SS} + \sqrt{\frac{I_5}{\beta_1}} + V_{T1(max)} + V_{DS5}(sat)$ Saturation voltage $V_{DS}(\text{sat}) = \sqrt{\frac{2I_{DS}}{\beta}}$ (all transistors are saturated)

CMOS Analog Circuit Design



Op Amp Specifications

The following design procedure assumes that specifications for the following parameters are given.

- 1. Gain at dc, $A_v(0)$
- 2. Gain-bandwidth, GB
- 3. Phase margin (or settling time)
- 4. Input common-mode range, ICMR
- 5. Load Capacitance, C_L
- 6. Slew-rate, SR
- 7. Output voltage swing
- 8. Power dissipation, P_{diss}



CMOS Analog Circuit Design

Chapter 6 – Section 3 (2/25/03)

Unbuffered Op Amp Design Procedure

This design procedure assumes that the gain at dc (A_v) , unity gain bandwidth (GB), input common mode range $(V_{in}(\min)$ and $V_{in}(\max))$, load capacitance (C_L) , slew rate (SR), settling time (T_s) , output voltage swing $(V_{out}(\max)$ and $V_{out}(\min))$, and power dissipation (P_{diss}) are given. Choose the smallest device length which will keep the channel modulation parameter constant and give good matching for current mirrors.

1. From the desired phase margin, choose the minimum value for C_c , i.e. for a 60° phase margin we use the following relationship. This assumes that $z \ge 10GB$.

$$C_c > 0.22C_L$$

2. Determine the minimum value for the "tail current" (I_5) from the largest of the two values.

$$I_5 = SR \cdot C_c$$
 or $I_5 \approx 10 \left(\frac{V_{DD} + |V_{SS}|}{2 \cdot T_s} \right)$

3. Design for S_3 from the maximum input voltage specification.

$$S_3 = \frac{I_5}{K_3[V_{DD} - V_{in}(\max) - |V_{T03}|(\max) + V_{T1}(\min)]^2}$$

4. Verify that the pole of M3 due to C_{gs3} and C_{gs4} (= 0.67W₃L₃ C_{ox}) will not be dominant by assuming it to be greater than 10 *GB*

$$\frac{g_{m3}}{2C_{gs3}} > 10GB.$$

CMOS Analog Circuit Design

© P.E. Allen - 2003

Page 6.3-37

Unbuffered Op Amp Design Procedure - Continued

5. Design for S_1 (S_2) to achieve the desired *GB*.

$$g_{m1} = GB \cdot C_c \rightarrow S_2 = \frac{g_{m2}^2}{K_2 I_5}$$

6. Design for S_5 from the minimum input voltage. First calculate $V_{DS5}(sat)$ then find S_5 .

$$V_{DS5}(\text{sat}) = V_{in}(\text{min}) - V_{SS} - \sqrt{\frac{I_5}{\beta_1}} - V_{T1}(\text{max}) \ge 100 \text{ mV} \quad \Rightarrow S_5 = \frac{2I_5}{K_5[V_{DS5}(\text{sat})]^2}$$

7. Find S_6 by letting the second pole (p_2) be equal to 2.2 times GB and assuming that $V_{SG4} = V_{SG6}$.

$$g_{m6} = 2.2g_{m2}(C_L/C_c)$$
 and $\frac{g_{m6}}{g_{m4}} = \frac{\sqrt{2K_P S_6 I_6}}{\sqrt{2K_P S_4 I_4}} = \sqrt{\frac{S_6 I_6}{S_4 I_4}} = \frac{S_6}{S_4} \rightarrow S_6 = \frac{g_{m6}}{g_{m4}}S_4$

8. Calculate I_6 from

$$I_6 = \frac{g_{m6}^2}{2K_6S_6}$$

Check to make sure that S_6 satisfies the $V_{out}(\max)$ requirement and adjust as necessary. 9. Design S_7 to achieve the desired current ratios between I_5 and I_6 .

 $S_7 = (I_6/I_5)S_5$ (Check the minimum output voltage requirements)

CMOS Analog Circuit Design

© P.E. Allen - 2003

Page 6.3-39

Chapter 6 - Section 3 (2/25/03)

Unbuffered Op Amp Design Procedure - Continued

10. Check gain and power dissipation specifications.

$$A_{v} = \frac{2g_{m2}g_{m6}}{I_{5}(\lambda_{2} + \lambda_{3})I_{6}(\lambda_{6} + \lambda_{7})} \qquad P_{diss} = (I_{5} + I_{6})(V_{DD} + |V_{SS}|)$$

11. If the gain specification is not met, then the currents, I_5 and I_6 , can be decreased or the W/L ratios of M2 and/or M6 increased. The previous calculations must be rechecked to insure that they are satisfied. If the power dissipation is too high, then one can only reduce the currents I_5 and I_6 . Reduction of currents will probably necessitate increase of some of the W/L ratios in order to satisfy input and output swings.

12. Simulate the circuit to check to see that all specifications are met.

Using the material and device parameters given in Tables 3.1-1 and 3.1-2, design an amplifier similar to that shown in Fig. 6.3-1 that meets the following specifications. Assume the channel length is to be 1 μ m and the load capacitor is $C_L = 10$ pF.

$A_V > 3000 \text{V/V}$	$V_{DD} = 2.5 \mathrm{V}$	$V_{SS} = -2.5 \mathrm{V}$
GB = 5MHz	$SR > 10V/\mu s$	60° phase margin
V_{out} range = $\pm 2V$	ICMR = -1 to 2V	$P_{diss} \le 2 \mathrm{mW}$

<u>Solution</u>

1.) The first step is to calculate the minimum value of the compensation capacitor C_c ,

$$C_c > (2.2/10)(10 \text{ pF}) = 2.2 \text{ pF}$$

2.) Choose C_c as 3pF. Using the slew-rate specification and C_c calculate I_5 .

$$I_5 = (3x10^{-12})(10x10^6) = 30 \,\mu\text{A}$$

3.) Next calculate $(W/L)_3$ using ICMR requirements.

$$(W/L)_3 = \frac{30x10^{-6}}{(50x10^{-6})[2.5 - 2 - .85 + 0.55]^2} = 15 \qquad \rightarrow \qquad (W/L)_3 = (W/L)_4 = 15$$

CMOS Analog Circuit Design

© P.E. Allen - 2003

Page 6.3-41

Chapter 6 – Section 3 (2/25/03)

Example 6.3-1 - Continued

4.) Now we can check the value of the mirror pole, p_3 , to make sure that it is in fact greater than 10*GB*. Assume the $C_{ox} = 0.4$ fF/ μ m². The mirror pole can be found as

$$p_3 \approx \frac{-g_{m3}}{2C_{gs3}} = \frac{-\sqrt{2K'_p S_3 I_3}}{2(0.667)W_3 L_3 C_{ox}} = 2.81 \times 10^9 (\text{rads/sec})$$

or 448 MHz. Thus, p_3 , is not of concern in this design because $p_3 >> 10GB$. 5.) The next step in the design is to calculate g_{m1} to get

$$g_{m1} = (5x10^6)(2\pi)(3x10^{-12}) = 94.25\mu$$
S

Therefore, $(W/L)_1$ is

$$(W/L)_1 = (W/L)_2 = \frac{g_{m1}^2}{2K'_N I_1} = \frac{(94.25)^2}{2 \cdot 110 \cdot 15} = 2.79 \approx 3.0 \implies (W/L)_1 = (W/L)_2 = 3$$

6.) Next calculate V_{DS5} ,

$$V_{DS5} = (-1) - (-2.5) - \sqrt{\frac{30 \times 10^{-6}}{110 \times 10^{-6.3}}} - .85 = 0.35 \text{V}$$

Using V_{DS5} calculate (*W*/*L*)₅ from the saturation relationship.

$$(W/L)_5 = \frac{2(30x10-6)}{(110x10-6)(0.35)^2} = 4.49 \approx 4.5 \rightarrow (W/L)_5 = 4.5$$

CMOS Analog Circuit Design

Example 6.3-1 - Continued

7.) For 60° phase margin, we know that

$$g_{m6} \geq 10 g_{m1} \geq 942.5 \mu \mathrm{S}$$

Assuming that $g_{m6} = 942.5 \mu S$ and knowing that $g_{m4} = 150 \mu S$, we calculate (*W/L*)₆ as

$$(W/L)_6 = 15 \frac{942.5 \times 10^{-6}}{(150 \times 10^{-6})} = 94.25 \approx 94$$

8.) Calculate I_6 using the small-signal g_m expression:

$$I_6 = \frac{(942.5 \times 10^{-6})^2}{(2)(50 \times 10^{-6})(94.25)} = 94.5 \mu A \approx 95 \mu A$$

If we calculate $(W/L)_6$ based on $V_{out}(\max)$, the value is approximately 15. Since 94 exceeds the specification and maintains better phase margin, we will stay with $(W/L)_6 = 94$ and $I_6 = 95\mu$ A.

With $I_6 = 95\mu$ A the power dissipation is

$$P_{diss} = 5V \cdot (30\mu A + 95\mu A) = 0.625 \text{mW}.$$

CMOS Analog Circuit Design

Chapter 6 – Section 3 (2/25/03)

Example 6.3-1 - Continued

9.) Finally, calculate (W/L)7

$$(W/L)_7 = 4.5 \left(\frac{95x10-6}{30x10-6}\right) = 14.25 \approx 14$$
 \rightarrow $(W/L)_7 = 14$

Let us check the $V_{out}(\min)$ specification although the W/L of M7 is so large that this is probably not necessary. The value of $V_{out}(\min)$ is

$$V_{out}(\text{min}) = V_{DS7}(\text{sat}) = \sqrt{\frac{2.95}{110.14}} = 0.351\text{V}$$

which is less than required. At this point, the first-cut design is complete.

10.) Now check to see that the gain specification has been met

$$A_{\nu} = \frac{(92.45 \times 10^{-6})(942.5 \times 10^{-6})}{15 \times 10^{-6}(.04 + .05)95 \times 10^{-6}(.04 + .05)} = 7,697 \text{V/V}$$

which exceeds the specifications by a factor of two. An easy way to achieve more gain would be to increase the W and L values by a factor of two which because of the decreased value of λ would multiply the above gain by a factor of 20.

11.) The final step in the hand design is to establish true electrical widths and lengths based upon ΔL and ΔW variations. In this example ΔL will be due to lateral diffusion only. Unless otherwise noted, ΔW will not be taken into account. All dimensions will be rounded to integer values. Assume that $\Delta L = 0.2 \mu m$. Therefore, we have

CMOS Analog Circuit Design

Page 6.3-43

Example 6.3-1 - Continued

 $W_1 = W_2 = 3(1 - 0.4) = 1.8 \ \mu\text{m} \approx 2\mu\text{m}$ $W_3 = W_4 = 15(1 - 0.4) = 9\mu\text{m}$ $W_5 = 4.5(1 - 0.4) = 2.7\mu\text{m} \approx 3\mu\text{m}$ $W_6 = 94(1 - 0.4) = 56.4\mu\text{m} \approx 56\mu\text{m}$ $W_7 = 14(1 - 0.4) = 8.4 \approx 8\mu\text{m}$

The figure below shows the results of the first-cut design. The W/L ratios shown do not account for the lateral diffusion discussed above. The next phase requires simulation.



Incorporating the Nulling Resistor into the Miller Compensated Two-Stage Op Amp Circuit:



We saw earlier that the roots were:

$$p_{1} = -\frac{g_{m2}}{A_{v}C_{c}} = -\frac{g_{m1}}{A_{v}C_{c}} \qquad p_{2} = -\frac{g_{m6}}{C_{L}}$$

$$p_{4} = -\frac{1}{R_{z}C_{I}} \qquad z_{1} = \frac{-1}{R_{z}C_{c} - C_{c}/g_{m6}}$$

where $A_v = g_{m1}g_{m6}R_IR_{II}$.

(Note that p_4 is the pole resulting from the nulling resistor compensation technique.)

CMOS Analog Circuit Design

Design of the Nulling Resistor (M8)

In order to place the zero on top of the second pole (p_2) , the following relationship must hold

$$R_{z} = \frac{1}{g_{m6}} \left(\frac{C_{L} + C_{c}}{C_{c}} \right) = \left(\frac{C_{c} + C_{L}}{C_{c}} \right) \frac{1}{\sqrt{2K'_{P}S_{6}I_{6}}}$$

The resistor, R_z , is realized by the transistor M8 which is operating in the active region because the dc current through it is zero. Therefore, R_z , can be written as

$$R_z = \frac{\partial v_{DS8}}{\partial i_{D8}} \Big|_{V_{DS8}=0} = \frac{1}{K'_P S_8 (V_{SG8} - |V_{TP}|)}$$

The bias circuit is designed so that voltage V_A is equal to V_B .

 $\therefore |V_{GS10}| - |V_T| = |V_{GS8}| - |V_T| \Rightarrow V_{SG11} = V_{SG6} \Rightarrow \left(\frac{W_{11}}{L_{11}}\right) = \left(\frac{I_{10}}{I_6}\right) \left(\frac{W_6}{L_6}\right)$ In the acturation radius

In the saturation region

$$|V_{GS10}| - |V_T| = \sqrt{\frac{2(I_{10})}{K_P(W_{10}/L_{10})}} = |V_{GS8}| - |V_T|$$

$$\therefore \quad R_z = \frac{1}{K_PS_8} \sqrt{\frac{K_PS_{10}}{2I_{10}}} = \frac{1}{S_8} \sqrt{\frac{S_{10}}{2K_PI_{10}}}$$

Equating the two expressions for R_z gives

$$\left(\frac{W_8}{L_8}\right) = \left(\frac{C_c}{C_L + C_c}\right) \sqrt{\frac{S_{10}S_6I_6}{I_{10}}}$$

CMOS Analog Circuit Design

© P.E. Allen - 2003

Chapter 6 – Section 3 (2/25/03)

Example 6.3-2 - RHP Zero Compensation

Use results of Ex. 6.3-1 and design compensation circuitry so that the RHP zero is moved from the RHP to the LHP and placed on top of the output pole p_2 . Use device data given in Ex. 6.3-1.

Solution

The task at hand is the design of transistors M8, M9, M10, M11, and bias current I_{10} . The first step in this design is to establish the bias components. In order to set V_A equal to V_B , then V_{SG11} must equal V_{SG6} . Therefore,

$$S_{11} = (I_{11}/I_6)S_6$$

Choose $I_{11} = I_{10} = I_9 = 15 \mu A$ which gives $S_{11} = (15 \mu A/95 \mu A)94 = 14.8 \approx 15$.

The aspect ratio of M10 is essentially a free parameter, and will be set equal to 1. There must be sufficient supply voltage to support the sum of V_{SG11} , V_{SG10} , and V_{DS9} . The ratio of I_{10}/I_5 determines the (*W/L*) of M9. This ratio is

$$(W/L)_9 = (I_{10}/I_5)(W/L)_5 = (15/30)(4.5) = 2.25 \approx 2$$

Now $(W/L)_8$ is determined to be

$$(W/L)_8 = \left(\frac{3pF}{3pF+10pF}\right)\sqrt{\frac{1\cdot94\cdot95\mu A}{15\mu A}} = 5.63 \approx 6$$

CMOS Analog Circuit Design

Page 6.3-47

Example 6.3-2 - Continued

It is worthwhile to check that the RHP zero has been moved on top of p_2 . To do this, first calculate the value of R_z . V_{SG8} must first be determined. It is equal to V_{SG10} , which is

$$V_{SG10} = \sqrt{\frac{2I_{10}}{K'_P S_{10}}} + |V_{TP}| = \sqrt{\frac{2 \cdot 15}{50 \cdot 1}} + 0.7 = 1.474 \text{V}$$

Next determine R_7 .

$$R_z = \frac{1}{K'_P S_8(V_{SG10} - |V_{TP}|)} = \frac{10^6}{50 \cdot 5.63(1.474 - .7)} = 4.590 \text{k}\Omega$$

The location of z_1 is calculated as

$$z_1 = \frac{-1}{(4.590 \text{ x } 10^3)(3\text{x}10^{-12}) - \frac{3\text{x}10^{-12}}{942.5\text{x}10^{-6}}} = -94.46\text{x}10^6 \text{ rads/sec}$$

The output pole, p_2 , is

 $p_2 = \frac{942.5 \times 10^{-6}}{10 \times 10^{-12}} = -94.25 \times 10^6 \text{ rads/sec}$

Thus, we see that for all practical purposes, the output pole is canceled by the zero that has been moved from the RHP to the LHP.

The results of this design are summarized below.

$$W_8 = 6 \ \mu m$$
 $W_9 = 2 \ \mu m \ W_{10} = 1 \ \mu m$ $W_{11} = 15 \ \mu m$

CMOS Analog Circuit Design

Page 6.3-49

© P.E. Allen - 2003

Chapter 6 – Section 3 (2/25/03)

An Alternate Form of Nulling Resistor

To cancel p₂,

$$z_1 = p_2 \rightarrow R_z = \frac{C_c + C_L}{g_{m6A}C_C} = \frac{1}{g_{m6B}}$$

Which gives

$$g_{m6B} = g_{m6A} \left(\frac{C_c}{C_c + C_L} \right)$$

In the previous example,

$$g_{m6A} = 942.5 \mu S, C_c = 3 p F$$
 and $C_L = 10 p F.$

Choose
$$I_{6B} = 10\mu A$$
 to get

$$g_{m6B} = \frac{g_{m6A}C_c}{C_c + C_L} \rightarrow \sqrt{\frac{2K_PW_{6B}I_{6B}}{L_{6B}}} = \left(\frac{C_c}{C_c + C_L}\right)\sqrt{\frac{2K_PW_{6A}I_{D6}}{L_{6A}}}$$

or

$$\frac{W_{6B}}{L_{6B}} = \left(\frac{3}{13}\right)^2 \frac{I_{6A}}{I_{6B}} \frac{W_{6A}}{L_{6A}} = \left(\frac{3}{13}\right)^2 \left(\frac{95}{10}\right) (94) = 47.6 \implies W_{6B} = 48\mu m$$

CMOS Analog Circuit Design

 V_{DD} M11 **M**10 M3 M4 ______M6 • Vout M1 M2_ M6B ך C_L C_c M5 **V**Bias V_{SS} Fig. 6.3-4A

The following relationships depend on the bias current, I_{bias} , in the following manner and allow for programmability after fabrication.



Simulation of the Electrical Design

Area of source or drain = AS = AD = W[L1 + L2 + L3]

where

L1 = Minimum allowable distance between the contact in the S/D and the polysilicon (5µm)

L2 = Width of a minimum size contact (5µm)

L3 = Minimum allowable distance from contact in S/D to edge of S/D (5 μ m)

 \therefore AS = AD = Wx15µm

Perimeter of the source or drain = PD = PS = 2W + 2(L1+L2+L3)

 \therefore PD = PS = 2W + 30 μ m

Illustration:



 V_{DD}



CMOS Analog Circuit Design

The major objective of good layout is to minimize the parasitics that influence the design. Typical parasitics include:

Capacitors to ac ground

Series resistance

Capacitive parasitics is minimized by minimizing area and maximizing the distance between the conductor and ac ground.

Resistance parasitics are minimized by using wide busses and keeping the bus length short.

For example:

CMOS Analog Circuit Design

At $2m\Omega$ /square, a metal run of 1000µm and 2µm wide will have 1 Ω of resistance.

At 1 mA this amounts to a 1 mV drop which could easily be greater than the least significant bit of an analog-digital converter. (For example, a 10 bit ADC with $V_{REF} = 1$ V has an LSB of 1mV)



Chip Voltage Bias Distribution Scheme








Chapter 6 - Section 4 (2/25/03)

Page 6.4-3

Positive PSRR of the Two-Stage Op Amp - Continued

Using Cramers rule to solve for the transfer function, V_{out}/V_{dd} , and inverting the transfer function gives the following result.

$$\frac{V_{dd}}{V_{out}} = \frac{s^2 [C_c C_I + C_I C_{II} + C_{II} C_c] + s [G_I (C_c + C_{II}) + G_{II} (C_c + C_I) + C_c (g_{mII} - g_{mI})] + G_I G_{II} + g_{mI} g_{mII}}{s [C_c (g_{mII} + G_I + g_{ds6}) + C_I (g_{mII} + g_{ds6})] + G_I g_{ds6}}$$

We may solve for the approximate roots of numerator as

$$PSRR + = \frac{V_{dd}}{V_{out}} \approx \left(\frac{g_{mI}g_{mII}}{G_{I}g_{ds6}}\right) \left[\frac{\left(\frac{sC_c}{g_{mI}} + 1\right)\left(\frac{s(C_cC_I + C_IC_{II} + C_cC_{II})}{g_{mII}C_c} + 1\right)}{\left(\frac{sg_{mII}C_c}{G_{I}g_{ds6}} + 1\right)}\right]$$

where $g_{mII} > g_{mI}$ and that all transconductances are larger than the channel conductances.

$$\therefore PSRR + = \frac{V_{dd}}{V_{out}} = \left(\frac{g_{mI}g_{mII}}{G_{I}g_{ds6}}\right) \left[\frac{\left(\frac{sC_c}{g_{mI}} + 1\right)\left(\frac{sC_{II}}{g_{mII}} + 1\right)}{\frac{sg_{mII}C_c}{G_{I}g_{ds6}} + 1}\right] = \left(\frac{G_{II}A_{vo}}{g_{ds6}}\right) \frac{\left(\frac{s}{GB} + 1\right)\left(\frac{s}{|p_2|} + 1\right)}{\left(\frac{sG_{II}A_{vo}}{g_{ds6}} + 1\right)}$$



3.) The path to the output is through any capacitance from gate to drain of M6. Conclusion:

The Miller capacitor C_c couples the positive power supply ripple directly to the output. Must reduce or eliminate C_c .





Negative PSRR of the Two-Stage Op Amp with VBias Grounded - Continued

Again using techniques described previously, we may solve for the approximate roots as

$$PSRR^{-} = \frac{V_{ss}}{V_{out}} \approx \left(\frac{g_{mI}g_{mII}}{G_{I}g_{m7}}\right) \left[\frac{\left(\frac{sC_{c}}{g_{mI}} + 1\right)\left(\frac{s(C_{c}C_{I} + C_{I}C_{II} + C_{c}C_{II})}{g_{mII}C_{c}} + 1\right)}{\left(\frac{s(C_{c} + C_{I})}{G_{I}} + 1\right)}\right]$$

This equation can be rewritten approximately as

$$PSRR^{-} = \frac{V_{ss}}{V_{out}} \approx \left(\frac{g_{mI}g_{mII}}{G_{I}g_{m7}}\right) \left[\frac{\left(\frac{sC_{c}}{g_{mI}} + 1\right)\left(\frac{sC_{II}}{g_{mII}} + 1\right)}{\left(\frac{sC_{c}}{G_{I}} + 1\right)}\right] = \left(\frac{G_{II}A_{v0}}{g_{m7}}\right) \left[\frac{\left(\frac{s}{GB} + 1\right)\left(\frac{s}{I_{P2}I} + 1\right)}{\left(\frac{s}{GB}\frac{g_{mI}}{G_{I}} + 1\right)}\right]$$

Comments:

 $PSRR^{-}$ zeros = $PSRR^{+}$ zeros

DC gain ≈ Second-stage gain,

PSRR⁻ pole \approx (Second-stage gain) x (*PSRR*⁺ pole)

Assuming the values of Ex. 6.3-1 gives a gain of 23.7 dB and a pole -147 kHz. The dc value of *PSRR*- is very poor for this case, however, this case can be avoided by correctly implementing V_{Bias} which we consider next.

Page 6.4-6

Negative PSRR of the Two-Stage Op Amp with VBias Connected to VSS



If the value of V_{Bias} is independent of V_{ss} , then the model shown results. The nodal equations for this model are

$$0 = (G_I + sC_c + sC_I)V_1 - (g_{mI} + sC_c)V_{out}$$
 and

$$(g_{ds7} + sC_{gd7})V_{ss} = (g_{mII} - sC_c)V_1 + (G_{II} + sC_c + sC_{II} + sC_{gd7})V_{out}$$

Again, solving for V_{out}/V_{ss} and inverting gives

$$\frac{V_{ss}}{V_{out}} = \frac{s^2 [C_c C_I + C_I C_{II} + C_{II} C_c + C_I C_{gd7} + C_c C_{gd7}] + s [G_I (C_c + C_{II} + C_{gd7}) + G_{II} (C_c + C_I) + C_c (g_{mII} - g_{mI})] + G_I G_{II} + g_{mI} g_{mII}}{(s C_{gd7} + g_{ds7})(s (C_I + C_c) + G_I)}$$

CMOS Analog Circuit Design

© P.E. Allen - 2003

Page 6.4-9

Chapter 6 - Section 4 (2/25/03)

Negative PSRR of the Two-Stage Op Amp with VBias Connected to VSS - Continued

Assuming that $g_{mII} > g_{mI}$ and solving for the approximate roots of both the numerator and denominator gives

$$PSRR^{-} = \frac{V_{ss}}{V_{out}} \approx \left(\frac{g_{mI}g_{mII}}{G_{I}g_{ds7}}\right) \left[\frac{\left(\frac{sC_{c}}{g_{mI}} + 1\right)\left(\frac{s(C_{c}C_{I} + C_{I}C_{II} + C_{c}C_{II})}{g_{mII}C_{c}} + 1\right)}{\left(\frac{sC_{gd7}}{g_{ds7}} + 1\right)\left(\frac{s(C_{I} + C_{c})}{G_{I}} + 1\right)}\right]$$

This equation can be rewritten as

$$PSRR^{-} = \frac{V_{ss}}{V_{out}} \approx \left(\frac{G_{II}A_{v0}}{g_{ds7}}\right) \left[\frac{\left(\frac{s}{GB} + 1\right)\left(\frac{s}{|p_2|} + 1\right)}{\left(\frac{sC_{gd7}}{g_{ds7}} + 1\right)\left(\frac{sC_c}{G_I} + 1\right)}\right]$$

Comments:

• DC gain has been increased by the ratio of G_{II} to g_{ds7}

• Two poles instead of one, however the pole at $-g_{ds7}/C_{gd7}$ is large and can be ignored. Using the values of Ex. 6.3-1 and assume that $C_{ds7} = 10$ fF, gives,

PSRR(0) = 76.7dB and Poles at -71.2kHz and -149MHz







Chapter 6 – Section 5 (2/25/03)

SECTION 6.5 - CASCODE OP AMPS

Why Cascode Op Amps?

- Control of the frequency behavior
- Can get more gain by increasing the output resistance of a stage
- In the past section, *PSRR* of the two-stage op amp was insufficient for many applications
- A two-stage op amp can become unstable for large load capacitors (if nulling resistor is not used)
- We will see in future sections that the cascode op amp leads to wider *ICMR* and/or smaller power supply requirements

Where Should the Cascode Technique be Used?

- First stage -
 - Good noise performance
 - Requires level translation to second stage
 - Degrades the Miller compensation
- Second stage -
 - Self compensating Increases the efficiency of the Miller compensation Increases *PSRR*

Page 6.5-1





Example 6.5-1 Single-Stage, Cascode Op Amp Performance

Assume that all *W/L* ratios are 10 μ m/1 μ m, and that $I_{DS1} = I_{DS2} = 50 \mu$ A of single stage op amp. Find the voltage gain of this op amp and the value of C_I if GB = 10 MHz. Use the model parameters of Table 3.1-2.

Solution

The device transconductances are

$$g_{m1} = g_{m2} = g_{mI} = 331.7 \ \mu S$$

 $g_{mC2} = 331.7 \ \mu S$
 $g_{mC4} = 223.6 \ \mu S$.

The output resistance of the NMOS and PMOS devices is 0.5 M Ω and 0.4 M Ω , respectively.

$$\therefore R_I = 25 \text{ M}\Omega$$

 $A_{v}(0) = 8290 \text{ V/V}.$

For a unity-gain bandwidth of 10 MHz, the value of C_I is 5.28 pF.

What happens if a 100pF capacitor is attached to this op amp?

GB goes from 10MHz to 0.53MHz.





This op amp is balanced because the drain-to-ground loads for M1 and M2 are identical.

TABLE 1 - Design Relationships for Balanced, Cascode Output Stage Op Amp.

Slew rate = $\frac{I_{\text{out}}}{C_L}$	$GB = \frac{g_{m1}g_{m8}}{g_{m3}C_L}$	$A_{v} = \frac{1}{2} \left(\frac{g_{m1}g}{g_{m}} \right)$	$\frac{g_{m8}}{g_{3}} + \frac{g_{m2}g_{m6}}{g_{m4}} R_{II}$	
$\frac{V_{in}(\max) = V_{DD} - \begin{bmatrix} \frac{1}{f_{i}} \end{bmatrix}}{\int_{0}^{f_{i}}}$	$\left \frac{V_{5}}{S_{3}} \right ^{1/2} - \left V_{TO3} \right (\max) + V_{T1}(\max)$	nin) V _{in} (min	$\mathbf{u}) = V_{SS} + V_{DS5} + \mathbf{v}_{DS5} + $	$\left[\frac{I_5}{\beta_1}\right]^{1/2} + V_{T1}(\min)$
CMOS Analog Circuit Design				© P.E. Allen - 2003
Chapter 6 – Section 5 (2/25/03))			Page 6.5-7

Example 6.5-2 Design of Balanced, Cascoded Output Stage Op Amp

The balanced, cascoded output stage op amp is a useful alternative to the two-stage op amp. Its design will be illustrated by this example. The pertinent design equations for the op amp were given above. The specifications of the design are as follows:

 $V_{DD} = -V_{SS} = 2.5 \text{ V}$ GB = 10 MHz with a 25 pF load $A_v \ge 5000$ $A_v \ge 5000$ $Output \text{ swing} = \pm 1.5 \text{ V}$

Use the parameters of Table 3.1-2 and let all device lengths be 1 μ m.

Solution

While numerous approaches can be taken, we shall follow one based on the above specifications. The steps will be numbered to help illustrate the procedure.

1.) The first step will be to find the maximum source/sink current. This is found from the slew rate.

 $I_{\text{source}}/I_{\text{sink}} = C_L \times \text{slew rate} = 50 \text{ pF}(5 \text{ V}/\mu\text{s}) = 250 \mu\text{A}$

2.) Next some W/L constraints based on the maximum output source/sink current are developed. Under dynamic conditions, all of I_5 will flow in M4; thus we can write

Max. $I_{out}(source) = (S_6/S_4)I_5$ and Max. $I_{out}(sink) = (S_8/S_3)I_5$

The maximum output sinking current is equal to the maximum output sourcing current if

 $S_3 = S_4$, $S_6 = S_8$, and $S_{10} = S_{11}$

Example 6.5-2 - Continued

3.) Choose I_5 as 100 μ A. This current (which can be changed later) gives

$$S_6 = 2.5S_4$$
 and $S_8 = 2.5S_3$

Note that S_8 could equal S_3 if $S_{11} = 2.5S_{10}$. This would minimize the power dissipation.

4.) Next design for ± 1.5 V output capability. We shall assume that the output must source or sink the 250μ A at the peak values of output. First consider the negative output peak. Since there is 1 V difference between V_{SS} and the minimum output, let $V_{DS11}(\text{sat}) =$ $V_{DS12}(\text{sat}) = 0.5 \text{ V}$ (we continue to ignore the bulk effects). Under the maximum negative peak assume that $I_{11} = I_{12} = 250 \ \mu$ A. Therefore

$$0.5 = \sqrt{\frac{2I_{11}}{K'_N S_{11}}} = \sqrt{\frac{2I_{12}}{K'_N S_{12}}} = \sqrt{\frac{500 \ \mu A}{(110 \ \mu A/V^2)S_{11}}}$$

which gives $S_{11} = S_{12} = 18.2$ and $S_9 = S_{10} = 18.2$. For the positive peak, we get

$$0.5 = \sqrt{\frac{2I_6}{K'_P S_6}} = \sqrt{\frac{2I_7}{K'_P S_7}} = \sqrt{\frac{500 \ \mu A}{(50 \ \mu A/V^2)S_6}}$$

which gives $S_6 = S_7 = S_8 = 40$ and $S_3 = S_4 = (40/2.5) = 16$.

5.) Next the values of R_1 and R_2 are designed. For the resistor of the self-biased cascode $R_1 = V_{DS12}(\text{sat})/250\mu\text{A} = 2k\Omega$ and $R_2 = V_{SD7}(\text{sat})/250\mu\text{A} = 2k\Omega$ we can write

CMOS Analog Circuit Design

© P.E. Allen - 2003

Page 6.5-9

Chapter 6 – Section 5 (2/25/03)

Example 6.5-2 - Continued

Using this value of R_1 (R_2) will cause M11 to slightly be in the active region under quiescent conditions. One could redesign R_1 to avoid this but the minimum output voltage under maximum sinking current would not be realized.

6.) Now we must consider the possibility of conflict among the specifications.

First consider the input CMR. S_3 has already been designed as 16. Using ICMR relationship, we find that S_3 should be at least 4.1. A larger value of S_3 will give a higher value of $V_{in}(max)$ so that we continue to use $S_3 = 16$ which gives $V_{in}(max) = 1.95$ V.

Next, check to see if the larger W/L causes a pole below the gainbandwidth. Assuming a C_{ox} of 0.4fF/µm² gives the first-stage pole of

$$p_3 = \frac{-g_{m3}}{C_{gs3} + C_{gs8}} = \frac{-\sqrt{2K'_P S_3 I_3}}{(0.667)(W_3 L_3 + W_8 L_8)C_{ox}} = 33.15 \times 10^9 \text{ rads/sec or } 5.275 \text{GHz}$$

which is much greater than 10GB.

7.) Next we find g_{m1} (g_{m2}). There are two ways of calculating g_{m1} .

(a.) The first is from the A_{ν} specification. The gain is

 $A_v = (g_{m1}/2g_{m4})(g_{m6} + g_{m8}) R_{II}$

Note, a current gain of k could be introduced by making S_6/S_4 ($S_8/S_3 = S_{11}/S_3$) equal to k.

$$\frac{g_{m6}}{g_{m4}} = \frac{g_{m11}}{g_{m3}} = \sqrt{\frac{2K_P' \cdot S_6 \cdot I_6}{2K_P' \cdot S_4 \cdot I_4}} = k$$

CMOS Analog Circuit Design

© P.E. Allen - 2003

Example 6.5-2 - Continued

Calculating the various transconductances we get $g_{m4} = 282.4 \ \mu\text{S}$, $g_{m6} = g_{m7} = g_{m8} = 707 \ \mu\text{S}$, $g_{m11} = g_{m12} = 707 \ \mu\text{S}$, $r_{ds6} = r_{d7} = 0.16 \text{ M}\Omega$, and $r_{ds11} = r_{ds12} = 0.2 \text{ M}\Omega$. Assuming that the gain A_v must be greater than 5000 and k = 2.5 gives $g_{m1} > 72.43 \ \mu\text{S}$.

(b.) The second method of finding g_{m1} is from the *GB* specifications. Multiplying the gain by the dominant pole $(1/C_{II}R_{II})$ gives

$$GB = \frac{g_{m1}(g_{m6} + g_{m8})}{2g_{m4}C_L}$$

Assuming that C_L = 25 pF and using the specified *GB* gives g_{m1} = 251 μ S.

Since this is greater than 72.43µS, we choose $g_{m1} = g_{m2} = 251$ µS. Knowing I_5 gives $S_1 = S_2 = 5.7 \approx 6$.

8.) The next step is to check that S_1 and S_2 are large enough to meet the -1V input CMR specification. Use the saturation formula we find that V_{DS5} is 0.261 V. This gives $S_5 = 26.7 \approx 27$. The gain becomes $A_v = 6,925$ V/V and GB = 10 MHz for a 25 pF load. We shall assume that exceeding the specifications in this area is not detrimental to the performance of the op amp.

9.) With $S_5 = 7$ then we can design S_{13} from the relationship

$$S_{13} = \frac{I_{13}}{I_5} S_5 = \frac{125\mu\text{A}}{100\mu\text{A}} 27 = 33.75 \approx 34$$

CMOS Analog Circuit Design

© P.E. Allen - 2003

Page 6.5-11

Chapter 6 – Section 5 (2/25/03)

Example 6.5-2 - Continued

10.) Finally we need to design the value of V_{Bias} , which can be done with the values of S_5 and I_5 known. However, M5 is usually biased from a current source flowing into a MOS diode in parallel with the gate-source of M5. The value of the current source compared with I_5 would define the W/L ratio of the MOS diode.

Table 2 summarizes the values of W/L that resulted from this design procedure. The power dissipation for this design is seen to be 2 mW. The next step would be begin simulation.

Table 2 - Summary of W/L Ratios for Example 6.5-2

 $\overline{S_1 = S_2 = 6}$ $S_3 = S_4 = 16$ $S_5 = 27$ $S_6 = S_7 = S_8 = S_{14} = S_{15} = 40$ $S_9 = S_{10} = S_{11} = S_{12} = 18.2$ $S_{13} = 34$



Input Common Mode Range for Two Types of Differential Amplifier Loads



In order to improve the ICMR, it is desirable to use current source (sink) loads without losing half the gain.

The resulting solution is the *folded* cascode op amp.

The Folded Cascode Op Amp



Comments:

- I_4 and I_5 , should be designed so that I_6 and I_7 never become zero (i.e. $I_4=I_5=1.5I_3$)
- This amplifier is nearly balanced (would be exactly if R_A was equal to R_B)
- Self compensating
- Poor noise performance, the gain occurs at the output so all intermediate transistors contribute to the noise along with the input transistors. (Some first stage gain can be achieved if R_A and R_B are greater than g_{m1} or g_{m2} .

CMOS Analog Circuit Design

Chapter 6 – Section 5 (2/25/03)

Small-Signal Analysis of the Folded Cascode Op Amp

Model:

Recalling what we learned about the resistance looking into the source of the cascode transistor; $g_{m1}v_{in}$

$$R_A = \frac{r_{ds6} + R_2 + (1/g_{m10})}{1 + g_{m6}r_{ds6}} \approx \frac{1}{g_{m6}} \text{ and } R_B = \frac{r_{ds7} + R_{II}}{1 + g_{m7}r_{ds7}} \approx \frac{R_{II}}{g_{m7}r_{ds7}} \text{ where } R_{II} \approx g_{m9}r_{ds9}r_{ds11}$$

The small-signal voltage transfer function can be found as follows. The current i_{10} is written as

$$i_{10} = \frac{-g_{m1}(r_{ds1}||r_{ds4})v_{in}}{2[R_A + (r_{ds1}||r_{ds4})]} \approx \frac{-g_{m1}v_{in}}{2}$$

and the current i_7 can be expressed as

$$i_7 = \frac{g_{m2}(r_{ds2}||r_{ds5})v_{in}}{2\left[\frac{R_{II}}{g_{m7}r_{ds7}} + (r_{ds2}||r_{ds5})\right]} = \frac{g_{m2}v_{in}}{2\left(1 + \frac{R_{II}(g_{ds2} + g_{ds5})}{g_{m7}r_{ds7}}\right)} = \frac{g_{m2}v_{in}}{2(1+k)} \quad \text{where} \quad k = \frac{R_{II}(g_{ds2} + g_{ds5})}{g_{m7}r_{ds7}}$$

The output voltage, v_{out} , is equal to the sum of i_7 and i_{10} flowing through R_{out} . Thus,

$$\frac{v_{out}}{v_{in}} = \left(\frac{g_{m1}}{2} + \frac{g_{m2}}{2(1+k)}\right) R_{out} = \left(\frac{2+k}{2+2k}\right) g_{mI} R_{out}$$

CMOS Analog Circuit Design

© P.E. Allen - 2003

© P.E. Allen - 2003

Page 6.5-15

Frequency Response of the Folded Cascode Op Amp

The frequency response of the folded cascode op amp is determined primarily by the output pole which is given as

$$p_{out} = \frac{-1}{R_{out}C_{out}}$$

where C_{out} is all the capacitance connected from the output of the op amp to ground.

All other poles must be greater than $GB = g_{m1}/C_{out}$. The approximate expressions for each pole is

- 1.) Pole at node A: $p_A \approx -g_{m6}/C_A$
- 2.) Pole at node B: $p_B \approx -g_m \gamma / C_B$
- $p_6 \approx \frac{-1}{(R_2 + 1/g_{m10})C_6}$ 3.) Pole at drain of M6:
- 4.) Pole at source of M8: $p_8 \approx -g_{m8}/C_8$
- $p_9 \approx -g_{m9}/C_9$ 5.) Pole at source of M9:

6.) Pole at gate of M10:
$$p_{10} \approx -g_{m10}/C_{10}$$

where the approximate expressions are found by the reciprocal product of the resistance and parasitic capacitance seen to ground from a given node. One might feel that because R_B is approximately r_{ds} that this pole might be too small. However, at frequencies where this pole has influence, C_{out} , causes R_{out} to be much smaller making p_B also non-dominant.

CMOS Analog Circuit Design

© P.E. Allen - 2003

Page 6.5-17

Chapter 6 – Section 5 (2/25/03)

Example 6.5-3 - Folded Cascode, CMOS Op Amp

Assume that all $g_{mN} = g_{mP} = 100 \mu \text{S}$, $r_{dsN} = 2M\Omega$, $r_{dsP} = 1M\Omega$, and $C_L = 10 \text{pF}$. Find all of the small-signal performance values for the folded-cascode op amp.

$$\begin{aligned} R_{II} &= 0.4 \text{G}\Omega, R_A = 10 \text{k}\Omega, \text{ and } R_B = 4\text{M}\Omega \quad \therefore \ k = \frac{0.4 \text{x} 10^9 (0.3 \text{x} 10^{-6})}{100} = 1.2 \\ \frac{v_{out}}{v_{in}} &= \left(\frac{2+1.2}{2+2.4}\right) (100)(57.143) = 4,156\text{V/V} \\ R_{out} &= R_{II} \parallel [g_{m7} r_{ds7} (r_{ds5} \parallel r_{ds2})] = 400\text{M}\Omega \parallel [(100)(0.667\text{M}\Omega)] = 57.143\text{M}\Omega \\ \mid p_{out} \mid = \frac{1}{R_{out} C_{out}} = \frac{1}{57.143\text{M}\Omega \cdot 10\text{pF}} = 1,750 \text{ rads/sec.} \Rightarrow 278\text{Hz} \quad \Rightarrow \ GB = 1.21\text{MHz} \end{aligned}$$

PSRR of the Folded Cascode Op Amp

Consider the following circuit used to model the PSRR-:



This model assumes that gate, source and drain of M11 and the gate and source of M9 all vary with V_{SS} .

We shall examine V_{out}/V_{ss} rather than *PSRR*-. (Small V_{out}/V_{ss} will lead to large *PSRR*-.) The transfer function of V_{out}/V_{ss} can be found as

 $\frac{V_{out}}{V_{ss}} \approx \frac{sC_{gd9}R_{out}}{sC_{out}R_{out}+1} \quad \text{for } C_{gd9} < C_{out}$

The approximate PSRR- is sketched on the next page.

CMOS Analog Circuit Design

© P.E. Allen - 2003

Page 6.5-19

Chapter 6 - Section 5 (2/25/03)

Frequency Response of the PSRR- of the Folded Cascode Op Amp



Slew Rate Bias currents in output cascodes Maximum output voltage, v _{out} (max)	$I_{3} = SR \cdot C_{L}$ $I_{4} = I_{5} = 1.2I_{3} \text{ to } 1.5I_{3}$ $S_{5} = \frac{2I_{5}}{K_{P} \cdot V_{SD5}^{2}}, S_{7} = \frac{2I_{7}}{K_{P} \cdot V_{SD7}^{2}}, (S_{4} = S_{14} = S_{5} \& S_{13} = S_{6} = S_{7})$	Avoid zero current in cascodes $V_{SD5}(\text{sat})=V_{SD7}(\text{sat})$ = 0.5[V_{DD} - $V_{out}(\text{max})$]
Bias currents in output cascodes Maximum output voltage, v _{out} (max) Minimum output	$I_{4} = I_{5} = 1.2I_{3} \text{ to } 1.5I_{3}$ $S_{5} = \frac{2I_{5}}{K_{P}'V_{SD5}^{2}}, S_{7} = \frac{2I_{7}}{K_{P}'V_{SD7}^{2}}, (S_{4} = S_{14} = S_{5} \& S_{13} = S_{6} = S_{7})$ $S_{13} = S_{6} = S_{7}$	Avoid zero current in cascodes $V_{SD5}(\text{sat})=V_{SD7}(\text{sat})$ = 0.5[V_{DD} - $V_{out}(\text{max})$]
Maximum output voltage, v _{out} (max) Minimum output	$S_5 = \frac{2I_5}{K_P, V_{SD5}^2}, S_7 = \frac{2I_7}{K_P, V_{SD7}^2}, (S_4 = S_{14} = S_5 \& S_{13} = S_6 = S_7)$	$V_{SD5}(\text{sat}) = V_{SD7}(\text{sat})$ $= 0.5[V_{DD}-V_{out}(\text{max})]$
Minimum output		
voltage, v _{out} (min)	$S_{11} = \frac{2I_{11}}{K_N V_{DS11}^2}, S_9 = \frac{2I_9}{K_N V_{DS9}^2}, (S_{10} = S_{11} \& S_8 = S_9)$	$V_{DS9}(\text{sat}) = V_{DS11}(\text{sat})$ $= 0.5(V_{out}(\text{max}) - V_{SS})$
Self-bias cascode	$R_1 = V_{SD14}(\text{sat})/I_{14}$ and $R_2 = V_{DS8}(\text{sat})/I_6$	
$GB = \frac{g_{m1}}{C_L}$	$S_1 = S_2 = \frac{g_{m1}^2}{K_N I_3} = \frac{GB^2 C_L^2}{K_N I_3}$	
Minimum input CM	$S_{3} = \frac{2I_{3}}{K_{N}' (V_{in}(\text{min}) - V_{SS} - \sqrt{(I_{3}/K_{N}'S_{1})} - V_{T1})^{2}}$	
Maximum input CM	$S_4 = S_5 = \frac{2I_4}{KP'(VDD-Vin(max)+VT1)}^2$	S ₄ and S ₅ must meet or exceed value in step 3
Differential Voltage Gain	$\frac{v_{out}}{v_{in}} = \left(\frac{g_{m1}}{2} + \frac{g_{m2}}{2(1+k)}\right) R_{out} = \left(\frac{2+k}{2+2k}\right) g_{mI}R_{out}$	$k = \frac{R_{II}(g_{ds2} + g_{ds4})}{g_{m7}r_{ds7}}$
Power dissipation	$P_{diss} = (V_{DD} - V_{SS})(I_3 + I_{12} + I_{10} + I_{11})$	
	elf-bias cascode $B = \frac{g_{m1}}{C_L}$ finimum input M faximum input M pifferential voltage Gain ower dissipation	elf-bias cascode $R_{1} = V_{SD14}(\operatorname{sat})/I_{14} \text{ and } R_{2} = V_{DS8}(\operatorname{sat})/I_{6}$ $S_{B} = \frac{g_{m1}}{C_{L}} \qquad S_{1} = S_{2} = \frac{g_{m1}^{2}}{K_{N}'I_{3}} = \frac{GB^{2}C_{L}^{2}}{K_{N}'I_{3}}$ $S_{3} = \frac{2I_{3}}{K_{N}'(V_{in}(\min)-V_{SS}-\sqrt{(I_{3}/K_{N}'S_{1})}-V_{T1})^{2}}$ $Maximum input \qquad S_{4} = S_{5} = \frac{2I_{4}}{K_{P}'(V_{DD}-V_{in}(\max)+V_{T1})}^{2}$ $S_{4} = S_{5} = \frac{g_{m1}^{2}}{K_{P}'(V_{DD}-V_{in}(\max)+V_{T1})}^{2}$ $Voltage Gain \qquad \frac{V_{out}}{V_{in}} = \left(\frac{g_{m1}}{2} + \frac{g_{m2}}{2(1+k)}\right)R_{out} = \left(\frac{2+k}{2+2k}\right)g_{mI}R_{out}$ ower dissipation $P_{diss} = (V_{DD}-V_{SS})(I_{3}+I_{12}+I_{10}+I_{11})$

Chapter 6 – Section 5 (2/25/03)

Page 6.5-21

Example 6.5-3 Design of a Folded-Cascode Op Amp

Follow the procedure given to design the folded-cascode op amp when the slew rate is $10V/\mu s$, the load capacitor is 10pF, the maximum and minimum output voltages are $\pm 2V$ for $\pm 2.5V$ power supplies, the *GB* is 10MHz, the minimum input common mode voltage is -1.5V and the maximum input common mode voltage is 2.5V. The differential voltage gain should be greater than 5,000V/V and the power dissipation should be less than 5mW. Use channel lengths of 1 μm .

Solution

Following the approach outlined above we obtain the following results.

$$I_3 = SR \cdot C_L = 10 \times 10^6 \cdot 10^{-11} = 100 \mu A$$

Select $I_4 = I_5 = 125 \mu A$.

Next, we see that the value of $0.5(V_{DD}-V_{out}(\max))$ is 0.5V/2 or 0.25V. Thus,

$$S_4 = S_5 = S_{14} = \frac{2 \cdot 125 \mu A}{50 \mu A / V^2 \cdot (0.25 V)^2} = \frac{2 \cdot 125 \cdot 16}{50} = 80$$

and assuming worst case currents in M6 and M7 gives,

$$S_6 = S_7 = S_{13} = \frac{2 \cdot 125 \mu A}{50 \mu A / V^2 (0.25 V)^2} = \frac{2 \cdot 125 \cdot 16}{50} = 80$$

The value of $0.5(V_{out}(min)-|V_{SS}|)$ is also 0.25V which gives the value of S_8 , S_9 , S_{10} and S_{11}

as
$$S_8 = S_9 = S_{10} = S_{11} = \frac{2 \cdot I_8}{K_N \cdot V_{DS8}^2} = \frac{2 \cdot 125}{110 \cdot (0.25)^2} = 36.36$$

CMOS Analog Circuit Design

Example 6.5-3 - Continued

The value of R_1 and R_2 is equal to 0.25V/125µA or 2k Ω . In step 6, the value of *GB* gives S_1 and S_2 as

$$S_1 = S_2 = \frac{GB^2 \cdot C_L^2}{K_N \cdot I_3} = \frac{(20\pi x \cdot 10^6)^2 (10^{-11})^2}{110x \cdot 10^{-6} \cdot 100x \cdot 10^{-6}} = 35.9$$

The minimum input common mode voltage defines S_3 as

$$S_{3} = \frac{2I_{3}}{K_{N}' \left(V_{in}(\text{min}) - V_{SS} - \sqrt{\frac{I_{3}}{K_{N}'S_{1}}} - V_{T1}\right)^{2}} = \frac{200 \times 10^{-6}}{110 \times 10^{-6} \left(-1.5 + 2.5 - \sqrt{\frac{100}{110 \cdot 35.9}} - 0.7\right)^{2}} = 91.6$$

We need to check that the values of S_4 and S_5 are large enough to satisfy the maximum input common mode voltage. The maximum input common mode voltage of 2.5 requires

$$S_4 = S_5 \ge \frac{2I_4}{K_P'[V_{DD} - V_{in}(\max) + V_{T1}]^2} = \frac{2 \cdot 125 \mu A}{50 \times 10^{-6} \mu A / V^2 [0.7V]^2} = 10.2$$

which is much less than 80. In fact, with $S_4 = S_5 = 80$, the maximum input common mode voltage is 3V. Finally, S_{12} , is given as

$$S_{12} = \frac{125}{100} S_3 = 114.53$$

The power dissipation is found to be

$$P_{diss} = 5V(125\mu A + 125\mu A + 125\mu A) = 1.875mW$$

CMOS Analog Circuit Design

© P.E. Allen - 2003

Page 6.5-23

Chapter 6 – Section 5 (2/25/03)

Example 6.5-3 - Continued

The small-signal voltage gain requires the following values to evaluate:

$$\begin{split} s_4, s_5, s_{13}, s_{14}: & g_m = \sqrt{2 \cdot 125 \cdot 50 \cdot 80} = 1000 \mu \text{S} \text{ and } g_{ds} = 125 \times 10^{-6} \cdot 0.05 = 6.25 \mu \text{S} \\ s_6, s_7: & g_m = \sqrt{2 \cdot 75 \cdot 50 \cdot 80} = 774.6 \mu \text{S} \text{ and } g_{ds} = 75 \times 10^{-6} \cdot 0.05 = 3.75 \mu \text{S} \\ s_8, s_9, s_{10}, s_{11}: & g_m = \sqrt{2 \cdot 75 \cdot 110 \cdot 36.36} = 774.6 \mu \text{S} \text{ and } g_{ds} = 75 \times 10^{-6} \cdot 0.04 = 3 \mu \text{S} \\ s_1, s_2: & g_{mI} = \sqrt{2 \cdot 50 \cdot 110 \cdot 35.9} = 628 \mu \text{S} \text{ and } g_{ds} = 50 \times 10^{-6} (0.04) = 2 \mu \text{S} \end{split}$$

Thus,

$$R_{II} \approx g_m 9r_{ds} 9r_{ds} 11 = (774.6\mu\text{S}) \left(\frac{1}{3\mu\text{S}}\right) \left(\frac{1}{3\mu\text{S}}\right) = 86.07\text{M}\Omega$$
$$R_{out} \approx 86.07\text{M}\Omega ||(774.6\mu\text{S}) \left(\frac{1}{3.75\mu\text{S}}\right) \left(\frac{1}{2\mu\text{S}+6.25\mu\text{S}}\right) = 19.40\text{M}\Omega$$
$$k = \frac{R_{II}(g_{ds2}+g_{ds4})}{g_m 7r_{ds7}} = \frac{86.07\text{M}\Omega(2\mu\text{S}+6.25\mu\text{S})(3.75\mu\text{S})}{774.6\mu\text{S}} = 3.4375$$

The small-signal, differential-input, voltage gain is

$$A_{vd} = \left(\frac{2+k}{2+2k}\right) g_{mI}R_{out} = \left(\frac{2+3.4375}{2+6.875}\right) 0.628 \times 10^{-3} \cdot 19.40 \times 10^{6} = 7,464 \text{ V/V}$$

The gain is larger than required by the specifications which should be okay.

CMOS Analog Circuit Design

• Self compensated

Good PSRRGood ICMR

Comments on Folded Cascode Op Amps

(use Miller compensation in this case)

• Need first stage gain for good noise performance

CMOS Analog Circuit Design

© P.E. Allen - 2003

Page 6.6-1

Chapter 6 – Section 6 (2/25/03)

SECTION 6.6 - SIMULATION AND MEASUREMENT OF OP AMPS

• Can cascade an output stage to get extremely high gain with lower output resistance

• Widely used in telecommunication circuits where large dynamic range is required

Simulation and Measurement Considerations

Objectives:

- The objective of simulation is to verify and optimize the design.
- The objective of measurement is to experimentally confirm the specifications.

Similarity Between Simulation and Measurement:

- Same goals
- Same approach or technique

Differences Between Simulation and Measurement:

- Simulation can idealize a circuit
- Measurement must consider all nonidealities

Simulating or Measuring the Open-Loop Transfer Function of the Op Amp

Circuit (Darkened op amp identifies the op amp under test):

VOU Simulation: This circuit will give the voltage transfer C_L function curve. This curve should identify: 1.) The linear range of operation Fig. 240-01 2.) The gain in the linear range 3.) The output limits 4.) The systematic input offset voltage 5.) DC operating conditions, power dissipation 6.) When biased in the linear range, the small-signal frequency response can be obtained 7.) From the open-loop frequency response, the phase margin can be obtained (F = 1)Measurement: This circuit probably will not work unless the op amp gain is very low. © P.E. Allen - 2003 CMOS Analog Circuit Design Chapter 6 - Section 6 (2/25/03) A More Robust Method of Measuring the Open-Loop Frequency Response Circuit: VIN O VOUT



Page 6.6-3

Chapter 6 – Section 6 (2/25/03)

Example 6.6-1 – Measurement of the Op Amp Open-Loop Gain

Develop the closed-loop frequency response for op amp circuit used to measure the openloop frequency response. Sketch the closed-loop frequency response of the magnitude of V_{out}/V_{in} if the low frequency gain is 4000 V/V, the GB = 1MHz, $R = 10M\Omega$, and $C = 10\mu$ F. Solution

The open-loop transfer function of the op amp is,

$$A_{\nu}(s) = \frac{GB}{s + (GB/A_{\nu}(0))} = \frac{2\pi x 10^{6}}{s + 500\pi}$$

The closed-loop transfer function of the op amp can be expressed as,



Chapter 6 – Section 6 (2/25/03)

Simulation and Measurement of Open-Loop Frequency Response with Moderate Gain Op Amps



Make *R* as large and measure v_{out} and v_i to get the open loop gain.

Page 6.6-5



Configuration:

Note that $v_I \approx \frac{v_{OS}}{1000}$	$\frac{1}{5}$ or $vOS \approx 1000 v_I$			
How Does this Circuit Work?				
CMRR:	PSRR:			
1.) Set	1.) Set			
V_{DD} ' = V_{DD} + 1V	V_{DD} ' = V_{DD} + 1V			
V_{SS} ' = V_{SS} + 1V	V_{SS} ' = V_{SS}			
v_{OUT} ' = v_{OUT} + 1V	v_{OUT} ' = 0V			
2.) Measure <i>v</i> _{OS}	2.) Measure v_{OS}			
called <i>vOS</i> 1	called <i>vOS</i> 3			
3.) Set	3.) Set			
V_{DD} ' = V_{DD} - 1V	V_{DD} ' = V_{DD} - 1V			
V_{SS} ' = V_{SS} - 1V	V_{SS} ' = V_{SS}			
v_{OUT} ' = v_{OUT} - 1V	v_{OUT} ' = 0V			
4.) Measure v_{OS}	4.) Measure v_{OS}			
called v_{OS2}	called <i>v</i> OS4			
5.)	5.)			
2000	2000			
$CMRR = \overline{ v_{OS2} - v_{OS1} }$	$PSRR^{+}= vOS4^{-}vOS3 $			
CMOS Analog Circuit Design				



Chapter 6 - Section 6 (2/25/03)

How Does the Previous Idea Work?

A circuit is shown which is used to measure the *CMRR* and *PSRR* of an op amp. Prove that the *CMRR* can be given as

$$CMRR = \frac{1000 v_{icm}}{v_{os}}$$

<u>Solution</u>

The definition of the common-mode rejection ratio is

$$CMRR = \left|\frac{A_{vd}}{A_{cm}}\right| = \frac{(v_{out}/v_{id})}{(v_{out}/v_{icm})}$$

However, in the above circuit the value of v_{out} is the same so that we get

$$CMRR = \frac{v_{icm}}{v_{id}}$$

But
$$v_{id} = v_i$$
 and $v_{os} \approx 1000v_i = 1000v_{id} \implies v_{id} = \frac{v_{os}}{1000}$

Substituting in the previous expression gives,



$$CMRR = \frac{v_{icm}}{\frac{v_{os}}{1000}} = \frac{1000 v_{icm}}{v_{os}}$$

Page 6.6-9

None of the above methods are really suitable for simulation of *CMRR*. Consider the following:



10 10 50 -50 -50 -100

-150

-200

10

100

1000

шī

 10^{8}

 10^{7}

 10^{6}

 10^{5}

 10^{4}

Frequency (Hz)



75

45

10

100

1000

ICMRRI dB

 10^{7}

Fig. 240-10

 10^{8}

 10^{6}

 10^{5}

 10^{4}

Frequency (Hz)





Measurement or Simulation of the Open-Loop Output Resistance

Method 1:



Method 2:



CMOS Analog Circuit Design

© P.E. Allen - 2003

Page 6.6-15

Chapter 6 – Section 6 (2/25/03)

Measurement or Simulation of Slew Rate and Settling Time



If the slew rate influences the small signal response, then make the input step size small enough to avoid slew rate (i.e. less than 0.5V for MOS).



Example 6.6-2 Simulation of the CMOS Op Amp of Ex. 6.3-1.

The op amp designed in Example 6.3-1 and shown in Fig. 6.3-3 is to be analyzed by SPICE to determine if the specifications are met. The device parameters to be used are those of Tables 3.1-2 and 3.2-1. In addition to verifying the specifications of Example 6.3-1, we will simulate PSRR+ and PSRR-.

$V_{DD} = 2.5 V$ M3 M4 I≮ 15μm M6 94μ<u>m</u> 15µm 1um 1µm 1µm $C_c = 3 pF$ • Voul In 30µÅ M1 M2 3µm 3µm $C_L =$ 1µm 1µm 10pF 95µA vin +c30µA 4.5µm 14µm 1µm 4.5µm -1μm M8 M5 1µm M7 Fig. 240-16 $V_{SS} = -2.5 V$

Solution/Simulation

The op amp will be treated as a

subcircuit in order to simplify the repeated analyses. The table on the next page gives the SPICE subcircuit description of Fig. 6.3-3. While the values of *AD*, *AS*, *PD*, and *PS* could be calculated if the physical layout was complete, we will make an educated estimate of these values by using the following approximations.

 $AS = AD \cong W[L1 + L2 + L3]$

$$PS = PD \cong 2W + 2[L1 + L2 + L3]$$

where L1 is the minimum allowable distance between the polysilicon and a contact in the moat (Rule 5C of Table 2.6-1), L2 is the length of a minimum-size square contact to moat (Rule 5A of Table 2.6-1), and L3 is the minimum allowable distance between a contact to moat and the edge of the moat (Rule 5D of Table 2.6-1).



Example 6.6-2 - Continued



Op Amp Subcircuit:



.SUBCKT OPAMP 1 2 6 8 9 M1 4 2 3 3 NMOS1 W=3U L=1U AD=18P AS=18P PD=18U PS=18U M2 5 1 3 3 NMOS1 W=3U L=1U AD=18P AS=18P PD=18U PS=18U M3 4 4 8 8 PMOS1 W=15U L=1U AD=90P AS=90P PD=42U PS=42U M4 5 4 8 8 PMOS1 W=15U L=1U AD=90P AS=90P PD=42U PS=42U M5 3 7 9 9 NMOS1 W=4.5U L=1U AD=27P AS=27P PD=21U PS=21U M6 6 5 8 8 PMOS1 W=94U L=1U AD=564P AS=564P PD=200U PS=200U M7 6 7 9 9 NMOS1 W=14U L=1U AD=84P AS=84P PD=40U PS=40U M8 7 7 9 9 NMOS1 W=4.5U L=1U AD=27P AS=27P PD=21U PS=21U CC 5 6 3.0P .MODEL NMOS1 NMOS VTO=0.70 KP=110U GAMMA=0.4 LAMBDA=0.04 PHI=0.7 +MJ=0.5 MJSW=0.38 CGBO=700P CGSO=220P CGDO=220P CJ=770U CJSW=380P +LD=0.016U TOX=14N .MODEL PMOS1 PMOS VTO=-0.7 KP=50U GAMMA=0..57 LAMBDA=0.05 PHI=0.8 +MJ=0.5 MJSW=.35 CGBO=700P CGSO=220P CGDO=220P CJ=560U CJSW=350P +LD=0.014U TOX=14N **IBIAS 8 7 30U** .ENDS

CMOS Analog Circuit Design

© P.E. Allen - 2003

Page 6.6-19

Chapter 6 - Section 6 (2/25/03)

Example 6.6-2 - Continued

PSPICE Input File for the Open-Loop Configuration:

```
EXAMPLE 1 OPEN LOOP CONFIGURATION
.OPTION LIMPTS=1000
VIN+10 DC 0 AC 1.0
VDD 4 0 DC 2.5
VSS 0 5 DC 2.5
VIN - 2 0 DC 0
CL 3 0 10P
X1 1 2 3 4 5 OPAMP
(Subcircuit of previous slide)
.OP
.TF V(3) VIN+
.DC VIN+ -0.005 0.005 100U
.PRINT DC V(3)
.AC DEC 10 1 10MEG
.PRINT AC VDB(3) VP(3)
.PROBE
           (This entry is unique to PSPICE)
.END
```









CMOS Analog Circuit Design

whatever current is required by the capacitors and can

immediately respond to changes at the output.



VBias

VSS

Example 6.6-2 - Continued

Comparison of the Simulation Results with the Specifications of Example 6.3-1:

Specification	Design	Simulation
(Power supply = ± 2.5 V)	(Ex. 6.3-1)	(Ex. 1)
Open Loop Gain	>5000	10,000
GB (MHz)	5 MHz	5 MHz
Input CMR (Volts)	-1V to 2V	-1.2 V to 2.4 V,
Slew Rate (V/µsec)	>10 (V/µsec)	$+10, -7(V/\mu sec)$
Pdiss (mW)	$< 2 \mathrm{mW}$	0.625mW
Vout range (V)	±2V	+2.3V, -2.2V
PSRR+(0) (dB)	-	87
PSRR- (0) (dB)	-	106
Phase margin (degrees)	60°	65°
Output Resistance ($k\Omega$)	-	122.5kΩ

CMOS Analog Circuit Design

© P.E. Allen - 2003

Page 6.6-27

Chapter 6 - Section 6 (2/25/03)

Example 6.6-3

Why is the negative-going overshoot larger than the positive-going overshoot on the small-signal transient response of the last slide?

Consider the following circuit and waveform:



 $i_{CL} = C_L(dv_{out}/dt) = 10$ pF(0.2V/0.1µs) = 20µA and $i_{Cc} = 3$ pf(2V/µs) = 6µA $\therefore i_6 = 95\mu A + 20\mu A + 6\mu A = 121\mu A \implies g_{m6} = 1066\mu S \text{ (nominal was } 942.5\mu S\text{)}$ During the fall time, $i_{CL} = C_L(-dv_{out}/dt) = 10\text{pF}(-0.2\text{V}/0.1\mu\text{s}) = -20\mu\text{A}$ and $i_{CC} = -3pf(2V/\mu s) = -6\mu A$:. $i_6 = 95\mu A - 20\mu A - 6\mu A = 69\mu A$ $\Rightarrow g_{m6} = 805 \mu S$ The dominant pole is $p_1 \approx (R_{I}g_{m6}R_{II}C_c)^{-1}$ but the GB is $g_{mI}/C_c = 94.25\mu \text{S}/3\text{pF} =$ 31.42×10^6 rads/sec and stays constant. Thus we must look elsewhere for the reason.

 $V_{Bias} =$

 $V_{SS} = -2.5 V$

 $V_{DD} = 2.5 V$

94/1

M6 *i*6

 C_c^{7}

95µA

0.1

-0.1

 $0.1 \mu s$

0.1µs

Fig. 240-26

⊃v_{out}

 C_{I}

Recall that $p_2 \approx g_{m6}/C_L$ which explains the difference.

: $p_2(95\mu A) = 94.25 \times 10^6$ rads/sec, $p_2(121\mu A) = 106.6 \times 10^6$ rads/sec, and $p_2(69\mu A) =$ 80.05×10^{6} rads/sec. Thus, the phase margin is less during the fall time than the rise time.

SECTION 6.7 - MACROMODELS FOR OP AMPS

Macromodel

A *macromodel* is a model that captures some or all of the performance of a circuit using different components (generally simpler).

A *macromodel* uses resistors, capacitors, inductors, controlled sources, and some active devices (mostly diodes) to capture the essence of the performance of a complex circuit like an op amp without modeling every internal component of the op amp.

Op Amp Characterization

- Small signal, frequency independent
- Small signal, frequency dependent
- Large signal
 - Time independent
 - Time dependent

CMOS Analog Circuit Design

© P.E. Allen - 2003

Page 6.7-2

```
Chapter 6 - Section 7 (2/25/03)
```

SMALL SIGNAL, FREQUENCY INDEPENDENT, OP AMP MODELS Simple Model



Figure 1 - (a.) Op amp symbol. (b.) Thevenin form of simple model. (c.) Norton form of simple model.

 $\label{eq:spice_spice_series} \begin{array}{c} \underline{SPICE \ Description \ of \ Fig. \ 1c} \\ RID \ 1 \ 2 \ \{R_{id}\} \\ RO \ 3 \ 0 \ \{R_{o}\} \\ GAVD \ 0 \ 3 \ 1 \ 2 \ \{A_{vd}/R_{o}\} \end{array}$

Subcircuit SPICE Description for Fig. 1c .SUBCKT SIMPLEOPAMP 1 2 3 RID 1 2 {R_{id}} RO 3 0 {R_o} GAVD 0 3 1 2 {A_{vd}/R_o} .ENDS SIMPLEOPAMP

Example 6.7-1 - Use of the Simple Op Amp Model

Use SPICE to find the voltage gain, v_{out}/v_{in} , the input resistance, R_{in} , and the output resistance, R_{out} of Fig. 2. The op amp parameters are $A_{vd} = 100,000$, $R_{id} = 1M\Omega$, and $R_0 = 100\Omega$. Find the input resistance, R_{in} , the output resistance, R_{out} , and the voltage gain, A_v , of the noninverting voltage amplifier configuration when $R_1 = 1k\Omega$ and $R_2 = 100k\Omega$. Solution



Small Signal, Frequency Dependent Op Amp Models

Dominant Pole Model:

$$A_{vd}(s) = \frac{A_{vd}(0)}{(s/\omega_1)} + 1$$
 where $\omega_1 = \frac{1}{R_1C_1}$ (dominant pole)

Model Using Passive Components:



Figure 4 - Macromodel for the op amp including the frequency response of A_{vd}.

Model Using Passive Components with Constant Output Resistance:



Figure 5 - Frequency dependent model with constant output resistance.

CMOS Analog Circuit Design

© P.E. Allen - 2003

Page 6.7-6

Chapter 6 – Section 7 (2/25/03)

Example 6.7-2 - Frequency Response of the Noninverting Voltage Amplifier

Use the model of Fig. 4 to find the frequency response of Fig. 2 if the gain is +1, +10, and +100 V/V assuming that $A_{vd}(0) = 10^5$ and $\omega_1 = 100$ rads/sec.

Solution

The parameters of the model are $R_2/R_1 = 0$, 9, and 99. Let us additionally select $R_{id} = 1M\Omega$ and $R_0 = 100\Omega$. We will use the circuit of Fig. 2 and insert the model as a subcircuit. The input file for this example is shown below.

Example 2			
Example 2 VIN 1 0 DC 0 AC 1 *Unity Gain Configuration XOPAMP1 1 31 2 LINFREQOPAMP R11 31 0 15GOHM R21 21 31 10HM *Gain of 10 Configuration XOPAMP2 1 32 2 LINFREQOPAMP	21 22	R12 32 0 1KOHM R22 22 32 9KOHM *Gain of 100 Configuration XOPAMP3 1 33 23 LINFREQOPAMP R13 33 0 1KOHM R23 23 33 99KOHM .SUBCKT LINFREQOPAMP 1 2 3	GAVD/RO 0 3 1 2 1000 R1 3 0 100 C1 3 0 100UF .ENDS .AC DEC 10 100 10MEG .PRINT AC V(21) V(22) V(23) .PROBE .END
		KID I Z IIVIEGUHIVI	





Differential and Common Mode Frequency Dependent Models



Models:



Figure 8 - (a.) Independent zero model. (b.) Method of modeling zeros without introducing new nodes.

Inductor:

$$V_{o}(s) = \left(\frac{A_{vd}(0)}{R_{o}}\right)(sL_{1} + R_{o}) \left[V_{1}(s) - V_{2}(s)\right] = A_{vd}(0)\left(\frac{s}{R_{o}/L_{1}} + 1\right) \left[V_{1}(s) - V_{2}(s)\right].$$

Feedforward:

$$V_{0}(s) = \left(\frac{A_{vd}(0)}{(s/\omega_{1}) + 1}\right) [1 + k(s/\omega_{1}) + k] [V_{1}(s) - V_{2}(s)].$$

The zero can be expressed as $z_1 = -\omega_1 \left(1 + \frac{1}{k}\right)$

where k can be + or - by reversing the direction of the current source.

CMOS Analog Circuit Design
Example 6.7-3 - Modeling Zeros in the Op Amp Frequency Response

Use the technique of Fig. 8b to model an op amp with a differential voltage gain of 100,000, a pole at 100rps, an output resistance of 100Ω , and a zero in the right-half, complex frequency plane at 10^7 rps.

Solution

The transfer function we want to model is given as

$$V_{0}(s) = \frac{10^{5}(s/107 - 1)}{(s/100 + 1)}$$

Let us arbitrarily select R₁ as $100k\Omega$ which will make the GAVD/R1 gain unity. To get the pole at 100rps, C₁ = 1/(100R₁) = 0.1µF. Next, we want z₁ to be 107 rps. Since $\omega_1 = 100$ rps, then Eq. (6) gives k as -10-5. The following input file verifies this model.

Example 6.7-3 - Continued

The asymptotic magnitude frequency response of this simulation is shown in Fig. 9. We note that although the frequency response is plotted in Hertz, there is a pole at 100rps (15.9Hz) and a zero at 1.59MHz (10Mrps). Unless we examined the phase shift, it is not possible to determine whether the zero is in the RHP or LHP of the complex frequency axis.





Example 6.7-4 - Illustration of the Voltage Limits of the Op Amp

Use the macromodel of Fig. 10 to plot v_{OUT} as a function of v_{IN} for the noninverting, unity gain, voltage amplifier when v_{IN} is varied from -15V to +15V. The op amp parameters are $A_{vd}(0) = 100,000$, $R_{id} = 1M\Omega$, $R_{icm} = 100M\Omega$, $A_{vc}(0) = 10$, $R_o = 100\Omega$, $V_{OH} = -V_{OL} = 10V$, $V_{IH1} = V_{IH2} = -V_{IL1} = -V_{IL2} = 5V$.

Solution

The input file for this example is given below.

Example 4	VIL170-5V	RO 3 0 100
VIN 1 0 DC 0	RID 4 5 1MEG	D5 3 10 IDEALMOD
XOPAMP 1 2 2	RIC2 2 0 100MEG	VOH 10 0 10V
NONLINOPAMP	RLIM2 2 5 0.1	D6 11 3 IDEALMOD
.SUBCKT	D3 5 8 IDEALMOD	VOL 11 0 -10V
NONLINOPAMP 1 2 3	VIH2 8 0 5V	.MODEL IDEALMOD D N=0.0001
RIC1 1 0 100MEG	D4 9 5 IDEALMOD	.ENDS
RLIM1 1 4 0.1	VIL290-5v	.DC VIN -15 15 0.1
D1 4 6 IDEALMOD	GAVD/RO 0 3 4 5 1000	.PRINT V(2)
VIH1 6 0 5V	GAVC1/2RO 0 3 4 0 0.05	.PROBE
D2 7 4 IDEALMOD	GAVC2/2RO 0 3 5 0 0.05	.END



CMOS Analog Circuit Design

Example 6.7-5 - Influence of Current Limiting on the Amplifier Voltage Transfer Curve

Use the model above to illustrate the influence of current limiting on the voltage transfer curve of an inverting gain of one amplifier. Assume the $V_{OH} = -V_{OL} = 10V$, $V_{IH} = -V_{IL} = 10V$, the maximum output current is ± 20 mA, and $R_1 = R_2 = R_L = 500\Omega$ where R_L is a resistor connected from the output to ground. Otherwise, the op amp is ideal.

<u>Solution</u>

For the ideal op amp we will choose $A_{vd} = 100,000$, $R_{id} = 1M\Omega$, and $R_o = 100\Omega$ and assume one cannot tell the difference between these parameters and the ideal parameters. The remaining model parameters are $V_{OH} = -V_{OL} = 10V$ and $I_{Limit} = \pm 20$ mA.

The input file for this simulation is given below.

Example 5 - Influence of Current Limiting on the Amplifier Voltage Transfer Curve

VIN 1 0 DC 0	D4 6 4 IDEALMOD
R1 1 2 500	ILIMIT 5 6 20MA
R2 2 3 500	D5 3 7 IDEALMOD
RL 3 0 500	VOH 7 0 10V
XOPAMP 0 2 3 NONLINOPAMP	D6 8 3 IDEALMOD
.SUBCKT NONLINOPAMP 1 2 3	VOL 8 0 -10V
RID 1 2 1MEGOHM	.MODEL IDEALMOD D N=0.00001
GAVD 0 4 1 2 1000	.ENDS
RO 4 0 100	.DC VIN -15 15 0.1
D1 3 5 IDEALMOD	.PRINT DC V(3)
D2 6 3 IDEALMOD	.PROBE
D3 4 5 IDEALMOD	.END

© P.E. Allen - 2003

Page 6.7-18

Chapter 6 – Section 7 (2/25/03)

CMOS Analog Circuit Design

Example 6.7-5 - Continued

The resulting plot of the output voltage, v_3 , as a function of the input voltage, v_{IN} is shown in Fig. 14.



Slew Rate:

$$\frac{\mathrm{d}\mathrm{v}_{\mathrm{o}}}{\mathrm{d}\mathrm{t}} = \frac{\pm \mathrm{I}_{\mathrm{SR}}}{\mathrm{C}_{1}} = \mathrm{Slew} \mathrm{Rate}$$



Example 6.7-6 - Simulation of the Slew Rate of A Noninverting Voltage Amplifier

Let the gain of a noninverting voltage amplifier be 1. If the input signal is given as

 $v_{in}(t) = 10 \sin(4x105\pi t)$

use the computer to find the output voltage if the slew rate of the op amp is 10V/µs. *Solution*

We can calculate that the op amp should slew when the frequency is 159kHz. Let us assume the op amp parameters of $A_{vd} = 100,000$, $\omega_1 = 100$ rps, $R_{id} = 1M\Omega$, and $R_0 = 100\Omega$. The simulation input file based on the macromodel of Fig. 15 is given below.

Example 6 - Simulation of slew rate limitation

VIN 1 0 SIN(0 10 200K) XOPAMP 1 2 2 NONLINOPAMP .SUBCKT NONLINOPAMP 1 2 3 RID 1 2 1MEGOHM GAVD/R1 0 4 1 2 1 R1 4 0 100KOHM C1 4 5 0.1UF D1 0 6 IDEALMOD

D2 7 0 IDEALMOD D3 5 6 IDEALMOD D4 7 5 IDEALMOD ISR 6 7 1A GVO/R0 0 3 4 5 0.01 RO 3 0 100 .MODEL IDEALMOD D N=0.0001 .ENDS

Example 6.7-6 - Continued

The simulation results are shown in Fig. 16. The input waveform is shown along with the output waveform. The influence of the slew rate causes the output waveform not to be equal to the input waveform.



SPICE Op Amp Library Models

Macromodels developed from the data sheet for various components.

Key Aspects of Op Amp Macromodels

- Use the simplest op amp macromodel for a given simulation.
- All things being equal, use the macromodel with the min. no. of nodes.
- Use the SUBCKT feature for repeated use of the macromodel.
- Be sure to verify the correctness of the macromodels before using.
- Macromodels are a good means of trading simulation completeness for decreased simulation time.

SECTION 6.8 - SUMMARY

• Topics

Design of CMOS op amps

Compensation of op amps

- Miller

- Self-compensating

- Feedforward

Two-stage op amp design

Power supply rejection ratio of the two-stage op amp

Cascode op amps

Simulation and measurement of op amps

Macromodels of op amps

- Purpose of this chapter is to introduce the simple two-stage op amp to illustrate the concepts of op amp design and to form the starting point for the improvement of performance of the next chapter.
- The design procedures given in this chapter are for the purposes of understanding and applying the design relationships and should not be followed rigorously as the designer gains experience.

CMOS Analog Circuit Design

© P.E. Allen - 2003