

Obviously, the more overdrive applied to the input, the smaller the propagation delay time.

If the rate of rise or fall of a comparator becomes large, the dynamics may be limited by the slew rate. Slew rate comes from the relationship,

$$
i = C \frac{dv}{dt}
$$

where *i* is the current through a capacitor and *v* is the voltage across it.

If the current becomes limited, then the voltage rate becomes limited.

Therefore for a comparator that is slew rate limited we have,

$$
t_p = \Delta T = \frac{\Delta V}{SR} = \frac{V_{OH^-} V_{OL}}{2 \cdot SR}
$$

where

SR = slew rate of the comparator.

Chapter 8 - CMOS Comparators (5/1/01) \longrightarrow Chapter 8 - Chapter 8 - CMOS Comparators (5/1/01)

CMOS Analog Circuit Design Page 8.1-11

Example 8.1-1 - Propagation Delay Time of a Comparator

Find the propagation delay time of an open loop comparator that has a dominant pole at $10³$ radians/sec, a dc gain of 10^4 , a slew rate of 1V/ μ s, and a binary output voltage swing of 1V. Assume the applied input voltage is 10mV.

Solution

The input resolution for this comparator is $1V/10^4$ or $0.1mV$. Therefore, the $10mV$ input is 100 times larger than v_{in} (min) giving a *k* of 100. Therefore, we get

$$
t_p = \frac{1}{10^3} \ln \left(\frac{2.100}{2.100 \cdot 1} \right) = 10^{-3} \ln \left(\frac{200}{199} \right) = 5.01 \,\mu s
$$

For slew rate considerations, we get

$$
t_p = \frac{1}{2.1 \times 10^6} = 0.5 \,\mu s
$$

Therefore, the propagation delay time for this case is the larger or 5.01µs.

SECTION 8.2 - TWO-STAGE, OPEN-LOOP COMPARATORS

Two-Stage Comparator

An important category of comparators are those which use a high-gain stage to drive their outputs between V_{OH} and V_{OH} for very small input voltage changes.

The two-stage op amp without compensation is an excellent implementation of a high-gain, open-loop

Example 8.2-1 - Performance of a Two-Stage Comparator

Evaluate V_{OH} , V_{OL} , $A_v(0)$, $V_{in}(\text{min})$, p_1 , p_2 , for the two-stage comparator shown in Fig. 8.2-1. Assume that this comparator is the circuit of Ex. 6.3-1 with no compensation capacitor, C_c , and the minimum value of $V_{G6} = 0V$. Also, assume that $C_I = 0.2pF$ and $C_{II} = 5pF$.

Solution

Using the above relations, we find that

$$
V_{OH} = 2.5 - (2.5 - 0.7) \left[1 - \sqrt{1 - \frac{8.234 \times 10^{-6}}{50 \times 10^{-6} \cdot 38 (2.5 - 0.0.7)^2}} \right] = 2.2 \text{V}
$$

The value of V_{OL} is -2.5V. The gain was evaluated in Ex. 6.3-1 as $A_v(0) = 7696$. Therefore, the input resolution is

$$
V_{in}(\text{min}) = \frac{V_{OH} - V_{OL}}{A_v(0)} = \frac{4.7 \text{V}}{7696} = 0.611 \text{mV}
$$

Next, we find the poles of the comparator, p_1 and p_2 . From Ex. 6.3-1 we find that

$$
p_1 = \frac{g_{ds2} + g_{ds4}}{C_I} = \frac{15 \times 10^{-6} (0.04 + 0.05)}{0.2 \times 10^{-12}} = 6.75 \times 10^6 (1.074 \text{MHz})
$$

and

$$
p_2 = \frac{g_{ds6} + g_{ds7}}{C_H} = \frac{95 \times 10^{-6} (0.04 + 0.05)}{5 \times 10^{-12}} = 1.71 \times 10^6 (0.272 \text{MHz})
$$

Chapter 8 - CMOS Comparators (5/1/01) \longrightarrow © P.E. Allen, 2001

CMOS Analog Circuit Design $\qquad \qquad$ Page 8.2-4.

Linear Step Response of the Two-Stage Comparator

The step response of a circuit with two real poles ($p_1 \neq p_2$) is,

$$
v_{out}(t) = A_v(0)V_{in} \left[1 + \frac{p_2 e^{-tp_1}}{p_1 \cdot p_2} - \frac{p_1 e^{-tp_2}}{p_1 \cdot p_2} \right]
$$

Normalizing gives,

$$
v_{out}
$$
'(t_n) = $\frac{v_{out}(t)}{A_v(0)V_{in}} = 1 - \frac{m}{m-1}e^{-t_n} + \frac{1}{m-1}e^{-mt_n}$ where $m = \frac{p_2}{p_1} \neq 1$ and $t_n = tp_1 = \frac{t}{\tau_1}$

If $p_1 = p_2$ (*m* =1), then

$$
v_{out}'(t_n) = 1 - p_1 e^{-t_n} - \frac{t_n}{p_1} e^{-t_n} = 1 - e^{-t_n} - t_n e^{-t_n}
$$
 where $p_1 = 1$.

CMOS Analog Circuit Design **Page 8.2-5** Page 8.2-5

Linear Step Response of the Two-Stage Comparator - Continued

The above results are valid as long as the slope of the linear response does not exceed the slew rate.

- Slope at $t = 0$ is zero
- Maximum slope occurs at $(m \neq 1)$

 t_n (max) = $\frac{ln(m)}{m-1}$ *m*-1

and is

$$
\frac{d v_{out}^{(t_n \text{(max)})}}{d t_n} = \frac{m}{m-1} \left[\exp\left(\frac{-\ln(m)}{m-1}\right) - \exp\left(-m \frac{\ln(m)}{m-1}\right) \right]
$$

• For the two-stage comparator using NMOS input transistors, the slew rate is

$$
SR = \frac{I_7}{C_H}
$$

$$
SR^+ = \frac{I_6 - I_7}{C_H} = \frac{\beta_6 (V_{DD} - V_{G6}(\text{min}) - |V_{TP}|)^2 - I_7}{C_H}
$$

Chapter 8 - CMOS Comparators (5/1/01) \longrightarrow © P.E. Allen, 2001

CMOS Analog Circuit Design Page 8.2-6

Example 8.2-2 - Step Response of Ex. 8.2-1

Find the maximum slope of Ex. 8.2-1 and the time at which it occurs if the magnitude of the input step is v_{in} (min). If the dc bias current in M7 is 100 μ A, at what value of load capacitance, C_L would the transient response become slew limited? If the magnitude of the input step is $100v_{in}$ (min), what would be the new value of C_L at which slewing would occur?

Solution

The poles of the comparator were given in Ex. 8.2-1 as $p_1 = -6.75 \times 10^6$ rads/sec. and $p_2 = -1.71 \times 10^6$ rads/sec. This gives a value of *m* = 0.253. From the previous expressions, the maximum slope occurs at t_n (max) = 1.84 secs. Dividing by $|p_1|$ gives t (max) = 0.272 μ s. The slope of the transient response at this time is found as

$$
\frac{dv_{out'}(t_n(\text{max}))}{dt_n} = -0.338[\exp(-1.84) - \exp(-0.253 \cdot 1.84)] = 0.159 \text{ V/sec}
$$

Multiplying the above by $|p_1|$ gives

 dv_{out} ['](t (max)) $\frac{d\vec{a}}{dt}$ = 1.072V/ μ s

Therefore, if the slew rate of the comparator is less than $1.072V/\mu s$, the transient response will experience slewing. Also, if the load capacitance, *CL*, becomes larger than 100µA/1.072V/µs or 93.3pF, the comparator will experience slewing.

If the comparator is overdriven by a factor of $100v_{in}$ (min), then we must unnormalize the output slope as follows.

$$
\frac{dv_{out}^{\prime}(t(\text{max}))}{dt} = \frac{v_{in}}{v_{in}(\text{min})} \frac{dv_{out}^{\prime}(t(\text{max}))}{dt} = 100 \cdot 1.072 \text{ V/µs} = 107.2 \text{ V/µs}
$$

Therefore, the comparator will now slew with a load capacitance of 0.933pF. For large overdrives, the comparator will generally experience slewing.

Chapter 8 - CMOS Comparators (5/1/01) — Chapter 8 - CMOS Comparators (5/1/01)

CMOS Analog Circuit Design $\qquad \qquad$ Page 8.2-7.

Propagation Delay Time (Non-Slew)

To find t_p , we want to set $0.5(V_{OH}V_{OL})$ equal to $v_{out}(t_n)$. However, $v_{out}(t_n)$ is given as

$$
v_{out}(t_n) = A_v(0)V_{in} \left[1 - \frac{m}{m-1}e^{-t_n} + \frac{1}{m-1}e^{-mt_n}\right]
$$

which can't be easily solved so approximating the step response as a power series gives

$$
v_{out}(t_n) \approx A_v(0)V_{in} \left[1 - \frac{m}{m-1} \left(1 - t_n + \frac{t_n^2}{2} + \cdots \right) + \frac{1}{m-1} \left(1 - mt_n + \frac{m^2 t_n^2}{2} + \cdots \right) \right] \approx \frac{mt_n^2 A_v(0)V_{in}}{2}
$$

Therefore, set $v_{out}(t_n) = 0.5(V_{OH}V_{OL})$

$$
\frac{V_{OH}+V_{OL}}{2} \approx \frac{mt_{pn}^2 A_v(0)V_{in}}{2}
$$

or

$$
t_{pn} \approx \sqrt{\frac{V_{OH} + V_{OL}}{m A_v(0) V_{in}}} = \sqrt{\frac{V_{in}(\text{min})}{m V_{in}}} = \frac{1}{\sqrt{mk}}
$$

This approximation is particularly good for large values of *k*.

Chapter 8 - CMOS Comparators (5/1/01) \longrightarrow © P.E. Allen, 2001

CMOS Analog Circuit Design **Page 8.2-8** Page 8.2-8

Example 8.2-3 - Propagation Delay Time of a Two-Pole Comparator (Non-Slew)

Find the propagation time delay of the comparator of Ex. 8.2-1 if $V_{in} = 10 \text{mV}$, 100mV and 1V.

Solution

From Ex. 8.2-1 we know that $V_{in}(\text{min}) = 0.611 \text{ mV}$ and $m = 0.253$. For $V_{in} = 10 \text{ mV}$, $k = 16.366$ which gives $t_{pn} \approx 0.491$. The propagation time delay is equal to $0.491/6.75 \times 10^6$ or 72.9nS. This corresponds well with Fig. 8.2-2 where the normalized propagation time delay is the time at which the amplitude is 1/2*k* or 0.031 which corresponds to t_{pn} of approximately 0.5. Similarly, for $V_{in} = 100$ mV and 1V we get a propagation time delay of 23ns and 7.3ns, respectively.

Initial Operating States - Continued

5.) Assume $v_{G1} = V_{REF}$ and $v_{G2} > V_{REF}$ with $i_2 < I_{SS}$ and $i_1 > 0$.

Initially, $i_4 < i_2$ and v_{o1} falls, M2 becomes active and i_2 decreases until $i_1 = i_2 = I_{SS}/2$. Therefore,

$$
V_{REF}\text{ - }V_{GS2}(I_{SS}/2) < v_{o1} < V_{REF}\text{ - }V_{GS2}(I_{SS}/2) + V_{DS2}(\text{sat})
$$

or

and

$$
V_{S2}(I_{SS}/2) < v_{o1} < V_{S2}(I_{SS}/2) + V_{DS2}(\text{sat}), \quad v_{G2} > V_{REF}, \, i
$$

$$
v_{G2} > V_{REF}
$$
, $i_1 > 0$ and $i_2 < I_{SS}$

J $\overline{}$ I $\overline{}$

and the value of *vout* is

$$
v_{out} = V_{DD} - (V_{DD} - v_{o1} - |V_{TP}|) \left[1 - \sqrt{1 - \frac{\beta_7 I_{SS}}{\beta_5 \beta_6 (V_{DD} - v_{o1} - |V_{TP}|)^2}} \right]
$$

6.) Assume that $v_{G1} = V_{REF}$ and $v_{G2} \gg V_{REF}$. When the source voltage of M1 or M2 causes M5 to be active, then *ISS* decreases and

 $v_{o1} \approx V_{SS}$

$$
v_{out} = V_{DD} - (V_{DD}{\text{-}V_{SS}}{\text{-}V_{TP}}{\text{-}I} \left[1 - \sqrt{1 - \frac{\beta_7 I_{SS}}{\beta_5 \beta_6 (V_{DD} - V_{SS}{\text{-}V_{TP}}{\text{-}I}^2}}\right]
$$

7.) Assume $v_{G1} = V_{REF}$ and $v_{G2} < V_{REF}$ and $i_1 < I_{SS}$ and $i_2 > 0$. Consequently, $i_4 > i_2$ which causes v_{o1} to increase. When M4 becomes active i_4 decreases until $i_2 = i_4$ at which v_{o1} stabilizes at

 V_{DD} - V_{SD4} (sat) < V_{o1} < V_{DD} ,

$$
v_{G2} < V_{REF}
$$
, $i_1 < I_{SS}$ and $i_2 > 0$

J $\overline{}$ I $\overline{}$

M6 will be off under these conditions and $v_{out} \approx V_{SS}$.

Chapter 8 - CMOS Comparators (5/1/01) \longrightarrow © P.E. Allen, 2001

CMOS Analog Circuit Design \longrightarrow Page 8.2-12

Initial Operating States - Continued

8.) Finally if $v_{G2} \ll V_{REF}$, then $i_1 = I_{SS}$ and $i_2 = 0$ and

 $v_{ol} \approx V_{DD}$ and $v_{out} \approx V_{SS}$.

Summary of the Initial Operating States of the Two-Stage, Open-Loop Comparator using a N-channel, Source-coupled Input Pair:

CMOS Analog Circuit Design **Accord 2.2-13 Page 8.2-13**

In order to determine the propagation delay time, it is necessary to know when the second stage of the two-stage comparator begins to "turn on".

Second stage:

Trip point:

Assume that M6 and M7 are saturated. (We know that the steepest slope occurs for this condition.) Equate i_6 to i_7 and solve for v_{in} which becomes the trip point.

$$
\therefore \qquad v_{in} = V_{TRP} = V_{DD} \cdot |V_{TP}| \cdot \sqrt{\frac{K_N(W_7/L_7)}{K_P(W_6/L_6)}} \, (V_{Bias^-} \, V_{SS} \cdot V_{TN})
$$

Example:

If
$$
W_7/L_7 = W_6/L_6
$$
, $V_{DD} = 2.5V$, $V_{SS} = -2.5V$, and $V_{Bias} = 0V$ the trip point for the circuit above is

$$
V_{TRP} = 2.5 - 0.7 - \sqrt{110/50 (0 + 2.5 - 0.7)} = -0.870
$$

Chapter 8 - CMOS Comparators (5/1/01) \longrightarrow © P.E. Allen, 2001.

CMOS Analog Circuit Design $\frac{2}{3}$ **Page 8.2-14**

Propagation Delay Time of a Slewing, Two-Stage, Open-Loop Comparator

Previously we calculated the propagation delay time for a nonslewing comparator. If the comparator slews, then the propagation delay time is found from

$$
i_i = C_i \frac{dv_i}{dt_i} = C_i \frac{\Delta v_i}{\Delta t_i}
$$

where

 C_i is the capacitance to ground at the output of the *i*-th stage

The propagation delay time of the *i*-th stage is,

$$
t_i = \Delta t_i = C_i \frac{\Delta V_i}{I_i}
$$

The propagation delay time is found by summing the delays of each stage.

$$
t_p = t_1 + t_2 + t_3 + \dotsb
$$

CMOS Analog Circuit Design **Page 8.2-15**

vout

 $\mathbf \circ$

38 m 1 m

M6

 $C_I =$

For the two-stage comparator shown assume that $C_I = 0.2pF$ and $C_{II} = 5pF$. Also, assume that $v_{G1} = 0V$ and that v_{G2} has the waveform shown. If the input voltage is large enough to cause slew to dominate, find the propagation time delay of the rising and falling $_{30}$ A output of the comparator and give the propagation time delay of the comparator.

 $M₁$

*vG*1

4.5 m 1 m

3 m

M3 M4

 V_{DD} = 2.5V

4.5 m 1 m

*vo*1

3 m

Solution

The total delay will be given as the sum of the first and second stage delays, t_1 and t_2 , respectively. First, consider the change of v_{G2} from -2.5V to 2.5V at 0.2µs. From Table 8.2-1, the last row, the initial states of v_{o1} and v_{out} are +2.5V and -2.5V, respectively. To find the falling delay of the first stage, t_{f1} , requires C_f , ΔV _{*o*1}, and *I*₅. C _{*I*} = 0.2pF, *I*₅ = 30μA and ΔV ₁ can be calculated by finding the trip point of the output stage by setting the current of M6 when saturated equal to 234µA.

$$
\frac{\beta_6}{2} (V_{SG6} - |V_{TP}|)^2 = 234 \mu\text{A} \rightarrow V_{SG6} = 0.7 + \sqrt{\frac{234 \cdot 2}{110 \cdot 38}} = 1.035 \text{V}
$$

Therefore, the trip point of the second stage is $V_{TRP2} = 2.5 - 1.035 = 1.465$ V

Chapter 8 - CMOS Comparators (5/1/01) — CD P.E. Allen, 2001

CMOS Analog Circuit Design **Page 8.2-16 Page 8.2-16**

Example 8.2-5 - Continued

Therefore, $\Delta V_1 = 2.5V - 1.465V = V_{SG6} = 1.035V$. Thus the falling propagation time delay of the first stage is

$$
t_{f01} = 0.2pF\left(\frac{1.035V}{30\mu A}\right) = 6.9ns
$$

The rising propagation time delay of the second stage requires the knowledge of C_{II} , ΔV_{out} , and I_6 . C_{II} is given as 5pF, ΔV_{out} = 2.5V (assuming the trip point of the circuit connected to the output of the comparator is 0V), and I_6 can be found as follows. When the gate of M6 is at 1.465V, the current is 234 μ A. However, the output of the first stage will continue to fall so what value should be used for the gate in order to calculate I_6 ? The lowest value of V_{G6} is given as

$$
V_{G6} = V_{G1} - V_{GS1}(I_{SS}/2) + V_{DS2} \approx -V_{GS1}(I_{SS}/2) = -0.7 - \sqrt{\frac{2.15}{110.3}} = -1.00 \text{V}
$$

Let us take the approximate value of V_{G6} as midway between 1.465V and -1.00V which is 0.232V. Therefore V_{SG6} = 2.27V and the value of I_6 is

$$
I_6 = \frac{\beta_6}{2} (V_{SG6} - |V_{TP}|)^2 = \frac{38.50}{2} (2.27 - 0.7)^2 = 2.342 \mu\text{A}
$$

which is a reminder that the active transistor can generally sink or source more current than the fixed transistor in the class-A inverting stage. The rising propagation time delay for the output can expressed as

$$
t_{rout} = 5pF\left(\frac{2.5V}{2.342\mu A - 234\mu A}\right) = 5.93ns
$$

Thus the total propagation time delay of the rising output of the comparator is approximately 12.8ns and most of this delay is attributable to the first stage.

Chapter 8 - CMOS Comparators (5/1/01) — Chapter 8 - CMOS Comparators (5/1/01)

Example 8.2-5 - Continued

Next consider the change of v_{G2} from 2.5V to -2.5V which occurs at 0.4µs. We shall assume that v_{G2} has been at 2.5V long enough for the conditions of Table 8.2-1 to be valid. Therefore, $v_{o1} \approx 0$ V- $V_{GS1}(30\mu A)$ $=$ -1.13V and $v_{out} \approx V_{DD}$. Rather than use Eq. (19) of Sec. 5.1 we have assumed that v_{out} is approximately *VDD*. The propagation time delays for the first and second stages are calculated as

$$
t_{ro1} = 0.2pF\left(\frac{1.465V - (-1.13V)}{30\mu A}\right) = 17.3ns
$$
 $t_{fout} = 5pF\left(\frac{2.5V}{234\mu A}\right) = 53.42ns$

The total propagation time delay of the falling output is 70.72ns. Taking the average of the rising and falling propagation time delays gives a propagation time delay for this two-stage, open-loop comparator of

CMOS Analog Circuit Design $\frac{1}{2}$ Page 8.2-20

Example 8.2-6 - Continued

Next, we guess $C_I = 0.2pF$. This gives $I_5 = 32\mu A$ and we will increase it to $40\mu A$ for a margin of safety. Step 4 gives V_{SG3} as 1.2V which results in

$$
\frac{W_3}{L_3} = \frac{W_4}{L_4} = \frac{40}{50(1.2 \cdot 0.7)^2} = 3.2 \qquad \rightarrow \qquad \frac{W_3}{L_3} = \frac{W_4}{L_4} = 4
$$

The desired gain is found to be 4000 which gives an input transconductance of

$$
g_{m1} = \frac{4000 \cdot 0.09 \cdot 20}{44.44} = 162 \mu \text{S}
$$

This gives the *W*/*L* ratios of M1 and M2 as

$$
\frac{W_1}{L_1} = \frac{W_2}{L_2} = \frac{(162)^2}{110 \cdot 40} = 5.96 \rightarrow \frac{W_1}{L_1} = \frac{W_2}{L_2} = 6
$$

To check the guess for C_I we need to calculate it which is done as

$$
C_I = C_{gd2} + C_{gd4} + C_{gs6} + C_{bd2} + C_{bd4} = 0.9fF + 1.3fF + 119.5fF + 20.4fF + 36.8fF = 178.9fF
$$

which is less than what was guessed so we will make no changes.

CMOS Analog Circuit Design **Page 8.2-21 Page 8.2-21**

Example 8.2-6 - Continued

Finally, the *W/L* value of M5 is found by finding V_{GS1} as 0.946V which gives $V_{DSS}(sat) = 0.304$ V. This gives

$$
\frac{W_5}{L_5} = \frac{2.40}{(0.304)^2 \cdot 110} = 7.87 \approx 8
$$

Obviously, M5 and M7 cannot be connected gate-gate and source-source. The value of I_5 and I_7 must be derived separately as illustrated below. The *W* values are summarized below assuming that all channel lengths are 1µm.

$$
W_1 = W_2 = 6\mu m
$$
 $W_3 = W_4 = 4\mu m$ $W_5 = 8\mu m$
 $W_6 = 64\mu m$ $W_7 = 29\mu m$

Chapter 8 - CMOS Comparators (5/1/01) \blacksquare \blacksquare

CMOS Analog Circuit Design Page 8.2-22

Design of a Two-Stage Comparator for a Slewing Response

Table 8.2-3 Design of the Two-Stage, Open-Loop Comparator of Fig. 8.2-3 for a Slewing Response.

Specifications:
$$
t_p
$$
, C_{II} , V_{iH} (min), V_{OH} , V_{OL} , V_{icm}^+ , V_{icm}^-

\nConstraints: Technology, V_{DD} and V_{SS}

\nStep **Design Relationships**

\nExamples

\n $I_7 = I_6 = C_{II} \frac{dv_{out}}{dt} = \frac{C_{II} (V_{OH} - V_{OL})}{t_p}$

\n $V_{OL}/2$.

\n2

\n $\frac{W_6}{L_6} = \frac{2 \cdot I_6}{K_P \cdot (V_{SD6}(\text{sat}))^2}$ and $\frac{W_7}{L_7} = \frac{2 \cdot I_7}{K_N \cdot (V_{DS7}(\text{sat}))^2}$

\n3

\n3

\nGuess C_I as 0.1 pF to 0.5 pF $\therefore I_5 = I_7 \frac{2C_I}{C_{II}}$

\n4

\n $I_5 = C_I \frac{dv_{01}}{dt} \approx \frac{C_I V_{OH} - V_{OL}}{t_p}$

\n5

\n $\frac{W_3}{Z_3} = \frac{W_4}{L_4} = \frac{I_5}{K_P \cdot (V_{SG3}^{-1} | V_{TD}|)^2}$

\n6

\n $g_{m1} = \frac{A_v(0)(g_{dS2} + g_{dS4})(g_{dS6} + g_{dS7})}{g_{m0}}$

\n $\frac{W_1}{L_1} = \frac{W_2}{L_2} = \frac{g_{m1}^2}{K_N I_5}$

\n $V_{SG3} = V_{DD} - V_{icm} + V_{TN}$

\n7

\nFind C_I and check assumption

\n $C_I = C_{gd2} + C_{gd4} + C_{gs6} + C_{bd2} + C_{bd4}$

\n8

\n $V_{DS5}(\text{sat}) = V_{icm} - V_{GS1} - V_{GS$

Example 8.2-7 - Design of the Two-Stage, Open-Loop Comparator for a Slewing Response

Assume the specifications of Fig. 8.2-3 are given below.

Design a two-stage, open-loop comparator using the circuit of Fig. 8.2-3 to the above specifications and assume all channel lengths are to be 1µm.

Solution

Following the procedure outlined in Table 8.2-3, we calculate I_6 and I_7 as

 $I_6 = I_7 = \frac{5 \times 10^{-12} \cdot 4}{50 \times 10^{-9}} = 400 \mu A$

Therefore,

 $\frac{W_6}{L_6} = \frac{2.400}{(0.5)^2 \cdot 50} = 64$ and $\frac{W_7}{L_7} = \frac{2.400}{(0.5)^2 \cdot 110} = 29$

Next, we guess $C_I = 0.2pF$. This gives

$$
I_5 = \frac{0.2pF(4V)}{50ns} = 16\mu A \rightarrow I_5 = 20\mu A
$$

Step 5 gives V_{SG3} as 1.2V which results in

$$
\frac{W_3}{L_3} = \frac{W_4}{L_4} = \frac{20}{50(1.2-0.7)^2} = 1.6 \qquad \rightarrow \qquad \frac{W_3}{L_3} = \frac{W_4}{L_4} = 2
$$

Chapter 8 - CMOS Comparators (5/1/01) \longrightarrow © P.E. Allen, 2001

CMOS Analog Circuit Design $\frac{2.24}{2.5}$

Example 8.2-7 - Continued

The desired gain is found to be 4000 which gives an input transconductance of

$$
g_{m1} = \frac{4000 \cdot 0.09 \cdot 10}{44.44} = 81 \mu\text{S}
$$

This gives the *W*/*L* ratios of M1 and M2 as

$$
\frac{W_3}{L_3} = \frac{W_4}{L_4} = \frac{(81)^2}{110 \cdot 40} = 1.49 \quad \rightarrow \quad \frac{W_1}{L_1} = \frac{W_2}{L_2} = 2
$$

To check the guess for C_I we need to calculate it which done as

 $C_I = C_{gd2} + C_{gd4} + C_{gs6} + C_{bd2} + C_{bd4} = 0.9fF + 0.4fF + 119.5fF + 20.4fF + 15.3fF = 156.5fF$

which is less than what was guessed.

Finally, the *W/L* value of M5 is found by finding V_{GS1} as 1.00V which gives $V_{DS5}(sat) = 0.25V$. This gives

$$
\frac{W_5}{L_5} = \frac{2.20}{(0.25)^2 \cdot 110} = 5.8 \approx 6
$$

As in the previous example, M5 and M7 cannot be connected gate-gate and source-source and a scheme like that of Example 8.2-6 must be used. The *W* values are summarized below assuming that all channel lengths are 1µm.

 $W_1 = W_2 = 2 \mu m$ $W_3 = W_4 = 4 \mu m$ $W_5 = 6 \mu m$ $W_6 = 64 \mu m$ $W_7 = 29 \mu m$

Chapter 8 - CMOS Comparators (5/1/01) Chapter 8 - Chapter 8 - CMOS Comparators (5/1/01)

Horizontal Shifting of the CW Bistable Characteristic

Circuit:

Upper Trip Point:

$$
v_{IN} = V_{TRP}^{+} = \left(\frac{R_1}{R_1 + R_2}\right) V_{OH} + \left(\frac{R_1}{R_1 + R_2}\right) V_{REF}
$$

Lower Trip Point:

$$
v_{IN} = V_{TRP} = \left(\frac{R_1}{R_1 + R_2}\right) V_{OL} + \left(\frac{R_1}{R_1 + R_2}\right) V_{REF}
$$

Shifting Factor:

$$
\left(\frac{R_1}{R_1+R_2}\right) V_{REF}
$$

Chapter 8 - CMOS Comparators (5/1/01) \longrightarrow © P.E. Allen, 2001

CMOS Analog Circuit Design $\qquad \qquad \qquad$ Page 8.4-10

Example 8.4-1 Design of an Inverting Comparator with Hysteresis

Use the inverting bistable to design a high-gain, open-loop comparator having an upper trip point of 1V and a lower trip point of 0V if $V_{OH} = 2V$ and $V_{OL} = -2V$.

Solution

Putting the values of this example into the above relationships gives

$$
1 = \left(\frac{R_1}{R_1 + R_2}\right) 2 + \left(\frac{R_1}{R_1 + R_2}\right) V_{REF}
$$

and

$$
0 = \left(\frac{R_1}{R_1 + R_2}\right)(-2) + \left(\frac{R_1}{R_1 + R_2}\right) V_{REF}
$$

Solving these two equations gives $3R_1 = R_2$ and $V_{REF} = 2V$.

Chapter 8 - CMOS Comparators (5/1/01) **Chapter 8 - CMOS** Comparators (5/1/01) **Comparators** (5/1/01) **COM**

Internal Positive Feedback - Lower Trip Point

Assume that the gate of M1 is on ground and the input to M2 is much greater than zero. The resulting circuit is:

- M2 on, M1 of \rightarrow M4 and M7 on and M3 and M6 of f.
- ∴ v_{o1} is high.

M7 would like to source the current i_7 = *W*7/*L*⁷ $\frac{1}{W_4/L_4} i_2$

As v_{in} begins to decrease towards the trip point, the current flow through M1 increases. When $i_1 = i_7$, the lower trip point will occur.

$$
\therefore \qquad i_5 = i_1 + i_2 = i_7 + i_4 = \left(\frac{W_7/L_7}{W_4/L_4}\right) i_4 + i_4 = i_4 \left[1 + \frac{W_7/L_7}{W_4/L_4}\right]
$$

$$
i_2 = i_4 = \frac{i_5}{1 + [(W_7/L_7)/(W_4/L_4)]}
$$

Also, $i_1 = i_5 - i_2 = i_5 - i_4$

Knowing i_1 and i_2 allows the calculation of v_{GS1} and v_{GS2} which gives

$$
V_{TRP} = v_{GS2} - v_{GS1} = \sqrt{\frac{2i_2}{\beta_2}} + V_{T2} - \sqrt{\frac{2i_1}{\beta_1}} - V_{T1}
$$

Chapter 8 - CMOS Comparators (5/1/01) \longrightarrow © P.E. Allen, 2001

CMOS Analog Circuit Design Page 8.4-14

Example 8.4-2 - Calculation of Trip Voltages for a Comparator with Hysteresis

Consider the circuit shown. Using the transistor device parameters given in Table 3.1-2 calculate the positive and negative threshold points if the device lengths are all 1 m and the widths are given as: $W_1 = W_2 = W_6$ I Bias $= W_7 = 10$ m and $W_3 = W_4 = 2$ m. The gate of M1 is tied to ground and the input is the gate of M2. The current, $i_5 = 20$ A. Simulate the results using PSPICE.

Solution

 To calculate the positive trip point, assume that the input has been negative and is heading positive.

$$
i_6 = \frac{(W/L)_6}{(WL)_3} i_3 = (5/1)(i_3)
$$

\n
$$
i_3 = \frac{i_5}{1 + [(W/L)_6/(W/L)_3]} = i_1 = \frac{20}{1+5} = 3.33 \text{ A}
$$

\n
$$
i_2 = i_5 - i_1 = 20 - 3.33 = 16.67 \text{ A}
$$

\n
$$
v_{GS1} = \left(\frac{2i_1}{\beta_1}\right)^{1/2} + V_{T1} = \left(\frac{2 \cdot 3.33}{(5)110}\right)^{1/2} + 0.7 = 0.81 \text{ V}
$$

\n
$$
v_{GS2} = \left(\frac{2i_2}{\beta_2}\right)^{1/2} + V_{T2} = \left(\frac{2 \cdot 16.67}{(5)110}\right)^{1/2} + 0.7 = 0.946 \text{ V}
$$

\n
$$
V_{TRP+} \cong v_{GS2} - v_{GS1} = 0.946 - 0.810 = 0.136 \text{ V}
$$

which gives

*vi*1

 $\overline{V_{SS}}$ Fig. 8.4-12B

*vi*1

vin

 v_{o1} ^{M₂ M₀ M₂ M₁ M¹ M⁴ \rightarrow v_{o2}}

M3 M6 / M7 M4

VDD

 $M1$ $M2$

 $_{\rm I_5}$

 $i_2 = i_4$

M5

 $i_1 = i_7$

Schmitt Trigger

The Schmitt trigger is a circuit that has better defined switching points.

Consider the following circuit:

How does this circuit work?

Assume the input voltage, v_{in} , is low and the output voltage, v_{out} , is high.

∴ M3, M4 and M5 are on and M1, M2 and M6 are off.

When v_{in} is increased from zero, M2 starts to turn on causing M3 to start turning off. Positive feedback causes M2 to turn on further and eventually both M1 and M2 are on and the output is at zero.

The upper switching point, V_{TRP} ⁺ is found as follows:

When v_{in} is low, the voltage at the source of M2 (M3) is

 $v_{S2} = V_{DD} - V_{TN3}$

 V_{TRP} ⁺ is defined as the point when M2 turns on given as

 55

 V_{TRP} ⁺ = V_{TN2} + v_{S2}

VTRP+ occurs at the point where the input voltage causes the current in M3 to equal the current in M1.

Thus, $i_{D1} = \beta_1 (V_{TRP}^+ - V_{TN1})^2 = \beta_3 (V_{DD} - v_{S2} - V_{TN3})^2 = i_{D3}$

which can be written as, assuming that $V_{TN2} = V_{TN3}$,

$$
\beta_1 (\; V_{TRP}{}^+ - V_{T N 1})^2 = \beta_3 (\; V_{DD}^{} - V_{TRP}{}^+)^2 \qquad \Rightarrow \qquad V_{TRP}{}^+ = \frac{V_{TN 1} + \sqrt{\frac{\beta_3}{\beta_1}} \; V_{DD}^{} }{1 + \sqrt{\frac{\beta_3}{\beta_1}}}
$$

Chapter 8 - CMOS Comparators (5/1/01) \longrightarrow © P.E. Allen, 2001

CMOS Analog Circuit Design **Page 8.4-18** Page 8.4-18

Schmitt Trigger – Continued

The switching point, *VTRP*- is found in a similar manner and is:

$$
\beta_5(V_{DD} - V_{TRP} - V_{TP5})^2 = \beta_6(V_{TRP}^{-})^2 \qquad \Rightarrow \qquad V_{TRP}^{-} = \frac{\sqrt{\frac{\beta_5}{\beta_6}}(V_{DD} - V_{TP5})}{1 + \sqrt{\frac{\beta_5}{\beta_6}}}
$$

The bistable characteristic is,

Chapter 8 - CMOS Comparators (5/1/01) **Chapter 8 - CMOS** Comparators (5/1/01)

Chapter 8 - CMOS Comparators (5/1/01) — CP.E. Allen, 2001 ·

Step Response of the Latch - Continued

Solving for ∆*Vo* gives,

or

$$
\Delta V_o = V_{o2} - V_{o1} = \frac{\tau}{s\tau + 1} \Delta V_i + \frac{g_m \Lambda}{s\tau + 1} \Delta V_o
$$

$$
\tau \Delta V_i
$$

$$
\Delta V_o = \frac{\tau \Delta V_i}{s\tau + (1 - g_m R)} = \frac{\overline{1 - g_m R}}{\frac{s\tau}{1 - g_m R} + 1} = \frac{\tau' \Delta V_i}{s\tau' + 1}
$$

where

$$
\tau' = \frac{\tau}{1 - g_m R}
$$

Taking the inverse Laplace transform gives

$$
\Delta v_o(t) = \Delta V_i \ e^{-t/\tau} \ = \ \Delta V_i \ e^{-t(1-g_m R)/\tau} \approx e^{g_m R t/\tau} \Delta V_i, \quad \text{ if } g_m R >> 1.
$$

gmR

Define the latch time constant as

$$
\tau_L \approx \frac{\tau}{g_m R} = \frac{C}{g_m} = \frac{0.67 W L C_{ox}}{\sqrt{2K'(W/L)I}} = 0.67 C_{ox} \sqrt{\frac{WL^3}{2K'I}}
$$
if $C \approx C_{ox}$.

$$
\therefore \qquad \Delta V_{out}(t) = e^{t/\tau_L} \, \Delta V_i
$$

- Chapter 8 - CMOS Comparators $(5/1/01)$ \longrightarrow 0 P.E. Allen, 2001

CMOS Analog Circuit Design **Page 8.5-6** Page 8.5-6

Step Response of a Latch - Continued

Normalize the output voltage by (*VOH*-*VOL*) to get

$$
\frac{\Delta V_{out}(t)}{V_{OH} - V_{OL}} = e^{t/\tau_L} \frac{\Delta V_i}{V_{OH} - V_{OL}}
$$

which is plotted as,

Example 8.5-1 - **Time domain characteristics of a latch.**

Find the time it takes from the time the latch is enabled until the output voltage, ΔV_{out} , equals $V_{OH} - V_{OL}$ if the *W/L* of the latch NMOS transistors is 10 μ m/1 μ m and the latch dc current is 10 μ A when ΔV_i = $0.1(V_{OH}V_{OL})$ and $\Delta V_i = 0.01(V_{OH}V_{OL})$. Find the propagation time delay for the latch for each of these conditions.

Solution

The transconductance of the latch transistors is

 $g_m = \sqrt{2.110 \cdot 10 \cdot 10} = 148 \mu S$

The output conductance is 0.4 μ S which gives $g_m R$ of 59.2V/V. Since $g_m R$ is greater than 1, we can use the above results. Therefore the latch time constant is found as

$$
\tau_L = 0.67 C_{ox} \sqrt{\frac{WL^3}{2KT}} = 0.67(24 \times 10^{-4}) \sqrt{\frac{(10 \cdot 1) \times 10^{-18}}{2 \cdot 110 \times 10^{-6} \cdot 10 \times 10^{-6}}} = 108 \text{ns}
$$

If we assume that the propagation time delay is the time when the output is $0.5(V_{OH}V_{OI})$, then using the above results or Fig. 8.5-5 we find for $\Delta V_i = 0.01(V_{OH}V_{OL})$ that $t_p = 3.91 \tau_L = 422$ ns and for $\Delta V_i = 0.1(V_{OH}V_{CH})$ *V*_{*OL*}) that $t_p = 2.3 \tau_L = 174$ ns.

If we assume that the propagation time delay is the time for the output to reach $(V_{OH} - V_{OL})$, then for ΔV_i = $0.01(V_{OH} - V_{OL})$ that $t_p = 4.602 \tau_L = 497$ ns and for $\Delta V_i = 0.1(V_{OH} - V_{OL})$ that $t_p = 2.306 \tau_L = 249$ ns.

Chapter 8 - CMOS Comparators (5/1/01) — Chapter 8 - CMOS Comparators (5/1/01) — C

Comments:

- NMOS and PMOS allow both polarities of input
- CMOS switches along with dummy switches reduce the charge injection
- Switch S3 prevents the subthreshold current influence
- Used as a preamplifier in a comparator with 8-bit resolution at 20Msps and a power dissipation of less than 5µW

Chapter 8 - CMOS Comparators (5/1/01) \longrightarrow © P.E. Allen, 2001

CMOS Analog Circuit Design $\qquad \qquad$ Page 8.6-8-

A High-Speed Comparator

Circuit:

Comments:

- Designed to have a $t_p = 10$ ns with a 5pF load and a 10mV overdrive
- Not synchronous
- Comparator gain is greater than 2000V/V and the quiescent current was 100µA

 \blacksquare Chapter 8 - CMOS Comparators (5/1/01) \blacksquare